aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/PowerPC/PPCInstrInfo.cpp
AgeCommit message (Expand)Author
2006-05-04Move some methods out of MachineInstr into MachineOperandChris Lattner
2006-03-16teach the ppc backend how to spill/reload vector regsChris Lattner
2006-03-16Add support for copying registers. still needed: spilling and reloading themChris Lattner
2006-03-05implement TII::insertNoopChris Lattner
2006-02-02add 64b gpr store to the possible list of isStoreToStackSlot opcodes.Nate Begeman
2006-02-02implement isStoreToStackSlot for PPCChris Lattner
2006-02-02Move isLoadFrom/StoreToStackSlot from MRegisterInfo to TargetInstrInfo,a far ...Chris Lattner
2005-10-19teach ppc backend these are copiesChris Lattner
2005-10-18First bits of 64 bit PowerPC stuff, currently disabled. A lot of this isNate Begeman
2005-10-16More PPC32 -> PPC changes, as well as merging some classes that wereNate Begeman
2005-10-14Rename PPC32*.h to PPC*.hChris Lattner
2005-10-14Rename PowerPC*.h to PPC*.hChris Lattner
2005-10-14Eliminate PowerPC.td and PPC32.td, consolidating them into PPC.tdChris Lattner
2005-10-07Fix a CQ regression from my patch to split F32/F64 into seperate registerChris Lattner
2005-10-01Modify the ppc backend to use two register classes for FP: F8RC and F4RC.Chris Lattner
2005-09-09Teach the code generator that rlwimi is commutable if the rotate amountChris Lattner
2005-04-21Remove trailing whitespaceMisha Brukman
2005-04-12Initial support for allocation condition registersNate Begeman
2004-10-07Add ori reg, reg, 0 as a move instruction. This can be generated fromNate Begeman
2004-08-17PowerPC 32-/64-bit split: Part I, PPC32* bit files, adapted from former PowerPC*Misha Brukman
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-01-23 03:56:37 +0000