index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
Disassembler
Age
Commit message (
Expand
)
Author
2013-04-26
ARM: Fix encoding of hint instruction for Thumb.
Quentin Colombet
2013-04-19
ARM: Permit "sp" in ARM variant of STREXD instructions
Tim Northover
2013-04-19
ARM: permit "sp" in ARM variants of MOVW/MOVT instructions
Tim Northover
2013-04-17
Fix treatment of ARM unallocated hint instructions.
Quentin Colombet
2013-03-28
Fix issue with disassembler decoding CBZ/CBNZ immediates as negatives when th...
Gordon Keiser
2013-03-26
Patch by Gordon Keiser!
Joe Abbey
2012-12-19
Remove edis - the enhanced disassembler. Fixes PR14654.
Roman Divacky
2012-12-03
Use the new script to sort the includes of every file under lib.
Chandler Carruth
2012-11-29
Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInst
Kevin Enderby
2012-10-29
Fix ARM's b.w instruction for thumb 2 and the encoding T4. The branch target
Kevin Enderby
2012-10-18
Fix a bug where a 32-bit address with the high bit does not get symbolicated
Kevin Enderby
2012-09-22
Fix the handling of edge cases in ARM shifted operands.
Tim Northover
2012-09-06
Diagnose invalid alignments on duplicating VLDn instructions.
Tim Northover
2012-09-06
Check for invalid alignment values when decoding VLDn/VSTn (single ln) instru...
Tim Northover
2012-08-24
Fix integer undefined behavior due to signed left shift overflow in LLVM.
Richard Smith
2012-08-17
Remove unnecessary include of ARMGenInstrInfo.inc.
Craig Topper
2012-08-14
Switch the fixed-length disassembler to be table-driven.
Jim Grosbach
2012-08-02
Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...
Jiangning Liu
2012-08-02
Fix #13138, a bug around ARM instruction DSB encoding and decoding issue.
Jiangning Liu
2012-07-23
Fix a typo (the the => the)
Sylvestre Ledru
2012-07-10
Fix instruction description of VMOV (between two ARM core registers and two s...
Richard Barton
2012-07-09
Revert r159938 (and r159945) to appease the buildbots.
Chad Rosier
2012-07-09
Oops - correct broken disassembly for VMOV
Richard Barton
2012-07-09
Fix instruction description of VMOV (between two ARM core registers and two s...
Richard Barton
2012-06-06
Correct decoder for T1 conditional B encoding
Richard Barton
2012-05-22
ARMDisassembler.cpp: Fix utf8 char in comments.
NAKAMURA Takumi
2012-05-04
Tweak to the fix in r156212, as with the change in removing the shift the
Kevin Enderby
2012-05-04
Fix a bug in the ARM disassembler for wide branch conditional instructions
Kevin Enderby
2012-05-03
Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bits
Kevin Enderby
2012-05-03
Fixed disassembler for vstm/vldm ARM VFP instructions.
Silviu Baranga
2012-04-27
ARM: Tweak tADDrSP definition for consistent operand order.
Jim Grosbach
2012-04-27
Refactor IT handling not to store the bottom bit of the condition code in the...
Richard Barton
2012-04-24
Refactor Thumb ITState handling in ARM Disassembler to more efficiently use i...
Richard Barton
2012-04-18
Added support for disassembling unpredictable swp/swpb ARM instructions.
Silviu Baranga
2012-04-18
Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the ...
Silviu Baranga
2012-04-17
Fix ARM disassembly of VLD2 (single 2-element structure to all lanes)
Kevin Enderby
2012-04-12
Fix a few more places in the ARM disassembler so that branches get
Kevin Enderby
2012-04-11
Fixed a case of ARM disassembly getting an assert on a bad encoding
Kevin Enderby
2012-04-11
Fix ARM disassembly of VLD instructions with writebacks. And add test a case
Kevin Enderby
2012-04-03
ARMDisassembler: drop bogus dependency on ARMCodeGen
Dylan Noblesmith
2012-03-27
Remove unnecessary llvm:: qualifications
Craig Topper
2012-03-22
Added soft fail checks for the disassembler when decoding some corner cases o...
Silviu Baranga
2012-03-22
Added soft fail cases for the disassembler when decoding LDRSBT, LDRHT or LDR...
Silviu Baranga
2012-03-21
Fix ARM disassembly of VST1 and VST2 instructions with writeback. And add test
Kevin Enderby
2012-03-20
The ARM instructions that have an unpredictable behavior when the pc register...
Silviu Baranga
2012-03-11
Use uint16_t to store registers and opcode in static tables in the target spe...
Craig Topper
2012-03-07
Tidy up. Remove dead code that slipped into previous commit.
Jim Grosbach
2012-03-06
ARM more NEON VLD/VST composite physical register refactoring.
Jim Grosbach
2012-03-06
ARM refactor more NEON VLD/VST instructions to use composite physregs
Jim Grosbach
2012-03-06
Fix a bug in the ARM disassembly of the neon VLD2 all lanes instruction.
Kevin Enderby
[next]