index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
X86
Age
Commit message (
Expand
)
Author
2013-01-19
On Sandybridge split unaligned 256bit stores into two xmm-sized stores.
Nadav Rotem
2013-01-18
On Sandybridge loading unaligned 256bits using two XMM loads (vmovups and vin...
Nadav Rotem
2013-01-18
llvm/test/CodeGen/X86/Atomics-64.ll: Tweak for 2nd RUN not to overwrite %t. I...
NAKAMURA Takumi
2013-01-17
Optimization for the following SIGN_EXTEND pairs:
Elena Demikhovsky
2013-01-13
X86: Add patterns for X86ISD::VSEXT in registers.
Benjamin Kramer
2013-01-11
Update patch for the pad short functions pass for Intel Atom (only).
Preston Gurd
2013-01-11
Simplify writing floating types to assembly.
Tim Northover
2013-01-10
llvm/test/CodeGen/X86/ms-inline-asm.ll: Fixup; Globals doesn't have leading u...
NAKAMURA Takumi
2013-01-10
PR14896: Handle memcpy from constant string where the memcpy size is larger t...
Evan Cheng
2013-01-10
[ms-inline asm] Add support for calling functions from inline assembly.
Chad Rosier
2013-01-09
Fix a DAG combine bug visitBRCOND() is transforming br(xor(x, y)) to br(x != y).
Evan Cheng
2013-01-09
add -march to the test
Nadav Rotem
2013-01-09
Efficient lowering of vector sdiv when the divisor is a splatted power of two...
Nadav Rotem
2013-01-08
Pad Short Functions for Intel Atom
Preston Gurd
2013-01-06
Fix suffix handling for parsing and printing of cvtsi2ss, cvtsi2sd, cvtss2si,...
Craig Topper
2013-01-06
Fix for PR14739. It's not safe to fold a load into a call across a store. Tha...
Evan Cheng
2013-01-05
Recommit r171461 which was incorrectly reverted. Mark DIV/IDIV instructions h...
Craig Topper
2013-01-05
Revert revision 171524. Original message:
Nadav Rotem
2013-01-04
The current Intel Atom microarchitecture has a feature whereby when a function
Preston Gurd
2013-01-04
Revert revision: 171467. This transformation is incorrect and makes some test...
Nadav Rotem
2013-01-03
Simplified TRUNCATE operation that comes after SETCC. It is possible since SE...
Elena Demikhovsky
2013-01-03
Revert "Mark DIV/IDIV instructions hasSideEffects=1 because they can trap whe...
Michael Gottesman
2013-01-03
Mark DIV/IDIV instructions hasSideEffects=1 because they can trap when dividi...
Craig Topper
2013-01-03
Fix PR14732 by handling all kinds of IMPLICIT_DEF live ranges.
Jakob Stoklund Olesen
2013-01-02
DAGCombiner: Avoid generating illegal vector INT_TO_FP nodes
Tom Stellard
2013-01-02
AVX: Fix a bug in WidenMaskArithmetic.
Nadav Rotem
2012-12-30
Tests: rewrite 'opt ... %s' to 'opt ... < %s' so that opt does not emit a Mod...
Dmitri Gribenko
2012-12-28
AVX: Move the ZEXT/ANYEXT DAGCo optimizations to the lowering of these optimi...
Nadav Rotem
2012-12-27
On AVX/AVX2 the type v8i1 is legalized to v8i16, which is an XMM sized
Nadav Rotem
2012-12-26
llvm/test/CodeGen/X86: FileCheck-ize two tests in r171083.
NAKAMURA Takumi
2012-12-26
llvm/test/CodeGen/X86: Disable avx in two tests corresponding to r171082.
NAKAMURA Takumi
2012-12-25
Harden test so it's not affected by changes to compare lowering.
Benjamin Kramer
2012-12-25
X86: Shave off one shuffle from the pcmpeqq sequence for SSE2 by making use o...
Benjamin Kramer
2012-12-25
X86: Custom lower <2 x i64> eq and ne when SSE41 is not available.
Benjamin Kramer
2012-12-24
llvm/test/CodeGen/X86/fold-vex.ll: Add explicit triple.
NAKAMURA Takumi
2012-12-24
Some x86 instructions can load/store one of the operands to memory. On SSE, t...
Nadav Rotem
2012-12-22
X86: Turn mul of <4 x i32> into pmuludq when no SSE4.1 is available.
Benjamin Kramer
2012-12-22
X86: Emit vector sext as shuffle + sra if vpmovsx is not available.
Benjamin Kramer
2012-12-21
In some cases, due to scheduling constraints we copy the EFLAGS.
Nadav Rotem
2012-12-21
try to unbreak ppc buildbots.
Benjamin Kramer
2012-12-21
X86: Match pmin/pmax as a target specific dag combine. This occurs during vec...
Benjamin Kramer
2012-12-21
Move these files over to the debug info directory.
Eric Christopher
2012-12-20
Do not introduce vector operations in functions marked with noimplicitfloat.
Bob Wilson
2012-12-19
Optimized load + SIGN_EXTEND patterns in the X86 backend.
Elena Demikhovsky
2012-12-19
Teach SimplifySetCC that comparing AssertZext i1 against a constant 1 can be ...
Craig Topper
2012-12-17
Add rest of BMI/BMI2 instructions to the folding tables as well as popcnt and...
Craig Topper
2012-12-15
X86: Add a couple of target-specific dag combines that turn VSELECTS into psu...
Benjamin Kramer
2012-12-14
TypeLegalizer: Do not generate target specific nodes with illegal types, beca...
Nadav Rotem
2012-12-13
Fix a bug in DAGCombiner::MatchBSwapHWord. Make sure the node has operands be...
Evan Cheng
2012-12-12
llvm/test/CodeGen/X86/atom-bypass-slow-division.ll: Fix possible typo(s) in C...
NAKAMURA Takumi
[next]