aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/Thumb2
AgeCommit message (Expand)Author
2011-04-29Teach Thumb2 isel to fold and->rotr ==> ROR.Andrew Trick
2011-04-29Combine thumb2-ror tests.Andrew Trick
2011-04-26Be careful about scheduling nodes above previous calls. It increase usages ofEvan Cheng
2011-04-25Make tests more useful.Benjamin Kramer
2011-04-23Accidental function name mangling.Andrew Trick
2011-04-23Thumb2 and ARM add/subtract with carry fixes.Andrew Trick
2011-04-23whitespaceAndrew Trick
2011-04-22In Thumb2 mode, lower frame indix references to:Evan Cheng
2011-04-13Recommit r129383. PreRA scheduler heuristic fixes: VRegCycle, TokenFactor lat...Andrew Trick
2011-04-09fix two completely broken tests, which were matching due to PR9629.Chris Lattner
2011-03-31Fix Thumb and Thumb2 tests to be register allocator independent.Jakob Stoklund Olesen
2011-03-26Fix the bfi handling for or (and a mask) (and b mask). We need the twoEric Christopher
2011-03-11Roll r127459 back in:Cameron Zwarich
2011-03-11Revert r127459, "Optimize trivial branches in CodeGenPrepare, which often getDaniel Dunbar
2011-03-11Optimize trivial branches in CodeGenPrepare, which often get created from theCameron Zwarich
2011-02-05Move a test that ended up in the wrong place.Bob Wilson
2011-01-21Last round of fixes for movw + movt global address codegen.Evan Cheng
2011-01-21Enable support for precise scheduling of the instruction selectionAndrew Trick
2011-01-07Add ARM patterns to match EXTRACT_SUBVECTOR nodes.Bob Wilson
2010-12-13Remove the rest of the *_sfp Neon instruction patterns.Bob Wilson
2010-12-11(or (and (shl A, #shamt), mask), B) => ARMbfi B, A, ~mask where lsb(mask) == ...Evan Cheng
2010-12-09ARM stm/ldm instructions require more than one register in the register list.Jim Grosbach
2010-12-04The Thumb tADDrSPi instruction is not valid when the destination is SP.Bob Wilson
2010-12-03When using the 'push' mnemonic for Thumb2 stmdb, be explicit when it's theJim Grosbach
2010-12-01Add correct encodings for STRD and LDRD, including fixup support. Additional...Owen Anderson
2010-11-22Fix epilogue codegen to avoid leaving the stack pointer in an invalidEvan Cheng
2010-11-18Rewrite stack callee saved spills and restores to use push/pop instructions.Eric Christopher
2010-11-17These tests are looking for library function names thatDale Johannesen
2010-11-17Remove ARM isel hacks that fold large immediates into a pair of add, sub, and,Evan Cheng
2010-11-03Two sets of changes. Sorry they are intermingled.Evan Cheng
2010-11-02Revert r114340 (improvements in Darwin function prologue/epilogue), as it brokeJim Grosbach
2010-10-30Overhaul memory barriers in the ARM backend. Radar 8601999.Bob Wilson
2010-10-29Avoiding overly aggressive latency scheduling. If the two nodes share anEvan Cheng
2010-10-20More accurate estimate / tracking of register pressure.Evan Cheng
2010-10-20Fix crash introduced in 116852. 8573915.Dale Johannesen
2010-10-19Enable using vdup for vector constants which are splat ofDale Johannesen
2010-10-19Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng
2010-10-19Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar
2010-10-19- Add a hook for target to determine whether an instruction def isEvan Cheng
2010-10-08Change register allocation order for ARM VFP and NEON registers to put theBob Wilson
2010-09-21Enable target-specific mul-lowering on ARM, even at -Os. Remove a test that ...Owen Anderson
2010-09-20Simplify ARM callee-saved register handling by removing the distinctionJim Grosbach
2010-09-17Teach the (non-MC) instruction printer to use the cannonical names for push/pop,Jim Grosbach
2010-09-17Move thumb2 tests to the thumb2 directoryJim Grosbach
2010-09-10Teach if-converter to be more careful with predicating instructions that wouldEvan Cheng
2010-09-09Fix NEON VLD pseudo instruction itineraries that were incorrectly copied fromBob Wilson
2010-09-03Re-apply r112883:Jim Grosbach
2010-09-03Revert "For ARM stack frames that utilize variable sized objects and have eit...Daniel Dunbar
2010-09-02For ARM stack frames that utilize variable sized objects and have eitherJim Grosbach
2010-09-02Now that register allocation properly considers reserved regs, simplify theJim Grosbach