aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen
AgeCommit message (Expand)Author
2013-04-21Legalize vector truncates by parts rather than just splitting.Jim Grosbach
2013-04-21ARM: Split out cost model vcvt testcases.Jim Grosbach
2013-04-21Passing arguments to varags functions under the SPARC v9 ABI.Jakob Stoklund Olesen
2013-04-21Fix the SETHIimm pattern for 64-bit code.Jakob Stoklund Olesen
2013-04-21ARM: fix part of test which actually needed an asserts buildTim Northover
2013-04-21ARM: Use ldrd/strd to spill 64-bit pairs when available.Tim Northover
2013-04-21Remove tbaa metadata.Bill Wendling
2013-04-20Compile varargs functions for SPARCv9.Jakob Stoklund Olesen
2013-04-20ARM: don't add FrameIndex offset for LDMIA (has no immediate)Tim Northover
2013-04-20Minor renaming of tests (for consistency with an in-development patch)Stephen Lin
2013-04-20Don't litter .s files in test directory.Benjamin Kramer
2013-04-20Add CodeGen support for functions that always return arguments via a new para...Stephen Lin
2013-04-20Allow tail call opportunity detection through nested and/or multiple iteratio...Stephen Lin
2013-04-19[mips] Instruction selection patterns for DSP-ASE vector shifts.Akira Hatanaka
2013-04-19Fix PPC optimizeCompareInstr swapped-sub argument handlingHal Finkel
2013-04-19Do not mangle in MS-way the globals with magic \001 in the name.Anton Korobeynikov
2013-04-19Make test slightly more readable.Bill Wendling
2013-04-19Add a testcase to make sure we generate the proper compact unwind section for...Bill Wendling
2013-04-19Revert "PR14606: debug info imported_module support"Eric Christopher
2013-04-19PR14606: debug info imported_module supportDavid Blaikie
2013-04-19R600: Add pattern for the BFI_INT instructionTom Stellard
2013-04-19R600: Reorganize lit tests and document how they should be organizedTom Stellard
2013-04-18Disable PPC comparison optimization by defaultHal Finkel
2013-04-18Implement optimizeCompareInstr for PPCHal Finkel
2013-04-18X86: Add an SSE2 lowering for 64 bit compares when pcmpgtq (SSE4.2) isn't ava...Benjamin Kramer
2013-04-18Allow misaligned stores in x86 fast-isel.Derek Schuff
2013-04-18Fix for PR14824, An ARM Load/Store Optimization bugHao Liu
2013-04-17This patch teaches x86 fast-isel to generate the native div/idiv instructionsEli Bendersky
2013-04-17R600: Make Export Instruction not duplicableVincent Lejeune
2013-04-16[XCore] Extend test to check positve offsets are folded into addresses.Richard Osborne
2013-04-16[XCore] Give test more generic name.Richard Osborne
2013-04-16[XCore] Convert a couple of tests to FileCheck.Richard Osborne
2013-04-16Implement ARM unwind opcode assembler.Logan Chien
2013-04-16Add 64-bit multiply and divide instructions for SPARC v9.Jakob Stoklund Olesen
2013-04-15R600/SI: Emit config values in register value pairs.Tom Stellard
2013-04-15R600/SI: Emit configuration value in the .AMDGPU.config ELF sectionTom Stellard
2013-04-15R600: Emit ELF formatted code rather than raw ISA.Tom Stellard
2013-04-15Avoid outputting temporary test file into source tree.Tim Northover
2013-04-15Fix PPC64 CR spill location for callee-saved registersHal Finkel
2013-04-14Use i32 for all SPARC shift amounts, even in 64-bit mode.Jakob Stoklund Olesen
2013-04-14Add support for the abs64 SPARC v9 code model.Jakob Stoklund Olesen
2013-04-14Add support for the SPARC v9 abs44 code model.Jakob Stoklund Olesen
2013-04-14Also put target flags on SPARC constant pool references.Jakob Stoklund Olesen
2013-04-14Fix patterns for 64-bit pointers.Jakob Stoklund Olesen
2013-04-13Define SPARC code models.Jakob Stoklund Olesen
2013-04-13Spill and restore PPC CR registers using the FP when we have oneHal Finkel
2013-04-13Further generalize this scheduler test.Andrew Trick
2013-04-13Fix a dislexic regex.Andrew Trick
2013-04-13Add a missing REQUIRES: assertsAndrew Trick
2013-04-13MI-Sched: schedule physreg copies.Andrew Trick