aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2013-04-11Optimize vector select from all 0s or all 1sMichael Liao
2013-04-11Add CLAC/STAC instruction encoding/decoding supportMichael Liao
2013-04-11Enhance bool simplifcation in X86 to handle more casesMichael Liao
2013-04-11R600ControlFlowFinalizer.cpp: Fix a warning. [-Wunused-variable]NAKAMURA Takumi
2013-04-11Whitespace.NAKAMURA Takumi
2013-04-11Make PPCInstrInfo::isPredicated always return falseHal Finkel
2013-04-10MC: Support COFF image-relative MCSymbolRefsNico Rieck
2013-04-10fixed xsave, xsaveopt, xrstor mnemonics with intel syntax; added test casesKay Tiong Khoo
2013-04-10fixed to disassemble with tab after mnemonic rather than spaceKay Tiong Khoo
2013-04-10In the X86 back end, getMemoryOperandNo() returns the offsetPreston Gurd
2013-04-10Tidy up, fix and simplify a few of the SMLocs. Prior to r179109 the Start SMLocChad Rosier
2013-04-10Remove unused variable.Chad Rosier
2013-04-10PPC: Don't predicate a diamond with two counter decrementsHal Finkel
2013-04-10Reapply r179115, but use parsePrimaryExpression a little more judiciously.Chad Rosier
2013-04-10R600/SI: Add pattern for AMDGPUurecipMichel Danzer
2013-04-10This is for an experimental option -mips-os16. The idea is to compile allReed Kotler
2013-04-10R600: Add VTX_READ_* and RAT_WRITE_CACHELESS_* when computing cf addrVincent Lejeune
2013-04-10ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.Tim Northover
2013-04-10R600/SI: dynamical figure out the reg class of MIMGChristian Konig
2013-04-10R600/SI: adjust writemask to only the used componentsChristian Konig
2013-04-10R600/SI: remove image sample writemaskChristian Konig
2013-04-10Cleanup PPCInstrInfo::DefinesPredicateHal Finkel
2013-04-10PPC: Prep for if conversion of bctr[l]Hal Finkel
2013-04-10__sincosf_stret returns sinf / cosf in bits 0:31 and 32:63 of xmm0, not inEvan Cheng
2013-04-09Mips specific inline asm operand modifier 'D' Jack Carter
2013-04-09Allow PPC B and BLR to be if-converted into some predicated formsHal Finkel
2013-04-09Cleanup. No functional change intended.Chad Rosier
2013-04-09Cleanup. No functional change intended.Chad Rosier
2013-04-09Revert r179115 as it looks to have killed the ASan tests.Chad Rosier
2013-04-09This patch enables llvm to switch between compiling for mips32/mips64 Reed Kotler
2013-04-09[ms-inline asm] Use parsePrimaryExpr in lieu of parseExpression if we need toChad Rosier
2013-04-09Cleanup PPCEarlyReturnHal Finkel
2013-04-09[ms-inline asm] Maintain a StringRef to reference a symbol in a parsed operand,Chad Rosier
2013-04-09Use virtual base registers on PPCHal Finkel
2013-04-09Extract a function.Jakob Stoklund Olesen
2013-04-09Compute correct frame sizes for SPARC v9 64-bit frames.Jakob Stoklund Olesen
2013-04-08X86 cost model: Model cost for uitofp and sitofp on SSE2Arnold Schwaighofer
2013-04-08[ms-inline asm] Add support for ImmDisp [ Symbol ] memory operands.Chad Rosier
2013-04-08Generate PPC early conditional returnsHal Finkel
2013-04-08R600: Control Flow support for pre EG genVincent Lejeune
2013-04-08AArch64: remove barriers from AArch64 atomic operations.Tim Northover
2013-04-08ARM: Remove unused variable.Benjamin Kramer
2013-04-07Cleanup and improve PPC fsel generationHal Finkel
2013-04-07Implement LowerCall_64 for the SPARC v9 64-bit ABI.Jakob Stoklund Olesen
2013-04-07PPC rotate instructions don't have unmodeled side effctsHal Finkel
2013-04-07Most PPC M[TF]CR instructions do not have side effectsHal Finkel
2013-04-07PPC pre-increment load instructions do not have side effectsHal Finkel
2013-04-07PPC pre-increment load instructions do not have side effectsHal Finkel
2013-04-07PPC MCRF instruction does not have side effectsHal Finkel
2013-04-07PPC FMR instruction does not have side effectsHal Finkel
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-12-27 19:07:53 +0000