aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2013-04-16Remove unused variable from previous refactor.Chad Rosier
2013-04-16[ms-inline asm] Refactor. No functional change intended.Chad Rosier
2013-04-16[ms-inline asm] Remove some dead code.Chad Rosier
2013-04-16Fix build failure introduced in 179591 when assertions are disabled.Logan Chien
2013-04-16Implement ARM unwind opcode assembler.Logan Chien
2013-04-16Add 64-bit multiply and divide instructions for SPARC v9.Jakob Stoklund Olesen
2013-04-15ARM: Add VACLT and VACLE assembly aliases.Jim Grosbach
2013-04-15Mips assembler: Explicit floating point condition register recognition.Jack Carter
2013-04-15R600/SI: Emit config values in register value pairs.Tom Stellard
2013-04-15R600/SI: Emit configuration value in the .AMDGPU.config ELF sectionTom Stellard
2013-04-15R600: Emit ELF formatted code rather than raw ISA.Tom Stellard
2013-04-15Mark all PPC comparison instructions as not having side effectsHal Finkel
2013-04-15Fix PPC64 CR spill location for callee-saved registersHal Finkel
2013-04-14Use i32 for all SPARC shift amounts, even in 64-bit mode.Jakob Stoklund Olesen
2013-04-14Add support for the abs64 SPARC v9 code model.Jakob Stoklund Olesen
2013-04-14Add support for the SPARC v9 abs44 code model.Jakob Stoklund Olesen
2013-04-14Use target flags for printing SPARC asm operands.Jakob Stoklund Olesen
2013-04-14Also put target flags on SPARC constant pool references.Jakob Stoklund Olesen
2013-04-14Fix patterns for 64-bit pointers.Jakob Stoklund Olesen
2013-04-14Add target flags to SPARC address operands.Jakob Stoklund Olesen
2013-04-13Mark all PPC CR registers to be spilled as live-in and tag MFCR appropriatelyHal Finkel
2013-04-13Define SPARC code models.Jakob Stoklund Olesen
2013-04-13Use the correct types when matching ADDRri patterns from frame indexes.Jakob Stoklund Olesen
2013-04-13Spill and restore PPC CR registers using the FP when we have oneHal Finkel
2013-04-13X86 machine model: reduce SandyBridge and Haswell ILPWindow.Andrew Trick
2013-04-13Catch another case where SD fails to propagate node order.Andrew Trick
2013-04-13[mips] Move MipsTargetLowering::lowerINTRINSIC_W_CHAIN andAkira Hatanaka
2013-04-13[mips] Reapply r179420 and r179421.Akira Hatanaka
2013-04-13[mips] Override TargetLoweringBase::isShuffleMaskLegal.Akira Hatanaka
2013-04-12[ms-inline asm] Simplify the logic by using parsePrimaryExpr. No functionalChad Rosier
2013-04-12Revert r179420 and r179421.Akira Hatanaka
2013-04-12[mips] Instruction selection patterns for carry-setting and using addAkira Hatanaka
2013-04-12[mips] v4i8 and v2i16 add, sub and mul instruction selection patterns.Akira Hatanaka
2013-04-12[ms-inline asm] Move this logic into a static function as it's only applicableChad Rosier
2013-04-12[ms-inline asm] Address the FIXME for ImmDisp before brackets. ThisChad Rosier
2013-04-12[ms-inline asm] Have the [ Symbol ] case fall into the more general logic. ThisChad Rosier
2013-04-12ARM: Correct printing of pre-indexed operands.Quentin Colombet
2013-04-12[ms-inline asm] Add support for operands that include both a symbol and anChad Rosier
2013-04-12PPC: Remove (broken) nested implicit definition listsHal Finkel
2013-04-12Add a comment about the PPC Interpretation64Bit bitHal Finkel
2013-04-12Hexagon: Set isPredicatedNew flag on predicate new instructions.Jyotsna Verma
2013-04-12Hexagon: Set isPredicatedFlase flag for all the instructions with negated pre...Jyotsna Verma
2013-04-12Add PPC instruction record forms and associated query functionsHal Finkel
2013-04-11[ms-inline asm] Add support for using the LENGTH, TYPE, and SIZE operators withChad Rosier
2013-04-11[ms-inline asm] Add support for using offsetof operator with variables that useChad Rosier
2013-04-11[ms-inline asm] Pass a StringRef reference to ParseIntelVarWithQualifier so weChad Rosier
2013-04-11[ms-inline asm] Remove brackets from around a symbol reference in the targetChad Rosier
2013-04-11Fix undefined behavior in AArch64David Majnemer
2013-04-11[mips] Custom-lower i64 MULHS and MULHU nodes. Remove the code which selectsAkira Hatanaka
2013-04-11[mips] Clean up MipsISelDAGToDAG.cpp and MipsISelLowering.cpp.Akira Hatanaka