aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2012-12-20Undefine PPC harder.Rafael Espindola
2012-12-20This assert is overly restrictive and does not work for mips16.Reed Kotler
2012-12-20Turn on register scavenger for Mips 16Reed Kotler
2012-12-20[mips] Refactor SLT (set on less than) instructions. Separate encodingAkira Hatanaka
2012-12-20[mips] Refactor unconditional branch instruction. Separate encoding informationAkira Hatanaka
2012-12-20[mips] Remove asm string parameter from pseudo instructions. Add InstrItinClass Akira Hatanaka
2012-12-20[mips] Delete definition of CPRESTORE instruction.Akira Hatanaka
2012-12-20[mips] Refactor conditional branch instructions with one register operand.Akira Hatanaka
2012-12-20[mips] Refactor conditional branch instructions with two register operands.Akira Hatanaka
2012-12-20fix most of remaining issues with large frames.Reed Kotler
2012-12-20[mips] Use "or $r0, $r1, $zero" instead of "addu $r0, $zero, $r1" to copyAkira Hatanaka
2012-12-20Fix use-before-construction of X86TargetLowering.Richard Smith
2012-12-20[mips] Change the order of template parameters. Move the default parameters toAkira Hatanaka
2012-12-20[mips] Refactor shift instructions with register operands. Separate encodingAkira Hatanaka
2012-12-20[mips] Refactor shift immediate instructions. Separate encoding informationAkira Hatanaka
2012-12-20[mips] Refactor arithmetic and logic instructions with immediate operands.Akira Hatanaka
2012-12-20[mips] Refactor arithmetic and logic instructions. Separate encodingAkira Hatanaka
2012-12-20[mips] Delete ArithOverflowR and ArithOverflow and use ArithLogicR andAkira Hatanaka
2012-12-20Target/R600: Update MIB according to r170588.NAKAMURA Takumi
2012-12-19MC: Add MCInstrDesc::mayAffectControlFlow() method.Jim Grosbach
2012-12-19R600: Remove unecessary VREG alignment.Tom Stellard
2012-12-19R600: control flow optimizationTom Stellard
2012-12-19R600: New control flow for SI v2Tom Stellard
2012-12-19Remove the explicit MachineInstrBuilder(MI) constructor.Jakob Stoklund Olesen
2012-12-19LLVM sdisel normalize bit extraction of the form:Evan Cheng
2012-12-19Remove edis - the enhanced disassembler. Fixes PR14654.Roman Divacky
2012-12-19Transform (x&C)>V into (x&C)!=0 where possiblePaul Redmond
2012-12-19PowerPC: Expand VSELECT nodes.Benjamin Kramer
2012-12-19Change TargetLowering::getTypeForExtArgOrReturn to take and returnPatrik Hagglund
2012-12-19Change TargetLowering::RegisterTypeForVT to contain MVTs, instead ofPatrik Hagglund
2012-12-19Change TargetLowering::findRepresentativeClass to take an MVT, insteadPatrik Hagglund
2012-12-19X86ISelLowering.cpp: Fix warnings. [-Wlogical-op-parentheses]NAKAMURA Takumi
2012-12-19Optimized load + SIGN_EXTEND patterns in the X86 backend.Elena Demikhovsky
2012-12-19Rename the 'Attributes' class to 'Attribute'. It's going to represent a singl...Bill Wendling
2012-12-19Add some missing Defs and Uses.Reed Kotler
2012-12-18Reverse order of checking SSE level when calculating compare cost, so we checkJakub Staszak
2012-12-18Disable ARM partial flag dependency optimization at -OzQuentin Colombet
2012-12-18Get rid of the pesky -Woverloaded-virtual warning. No change in functionality.Eli Bendersky
2012-12-18Repair bundles that were broken by removing and reinserting the firstJakob Stoklund Olesen
2012-12-18Extract a method, no functional change intended.Jakob Stoklund Olesen
2012-12-17[arm fast-isel] Minor cleanup. No functional change intended.Chad Rosier
2012-12-17[arm fast-isel] Fast-isel only handles simple VTs, so make sure the necessaryChad Rosier
2012-12-17Add instruction encodings / disassembly support for l2r instructions.Richard Osborne
2012-12-17R600: enable S_*N2_* instructionsTom Stellard
2012-12-17R600: BB operand support for SITom Stellard
2012-12-17R600: remove nonsense setPrefLoopAlignmentTom Stellard
2012-12-17Revert/correct some FastISel changes in r170104 (EVT->MVT forPatrik Hagglund
2012-12-17Add instruction encodings for PEEK and ENDIN.Richard Osborne
2012-12-17Fix parameter name in prototypes in XCoreDisassembler.Richard Osborne
2012-12-17Add instruction encodings / disassembly support for rus instructions.Richard Osborne