aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/Mips/Mips64InstrInfo.td
AgeCommit message (Expand)Author
2013-04-30[mips] Fix handling of instructions which copy to/from accumulator registers.Akira Hatanaka
2013-03-30[mips] Fix definitions of multiply, multiply-add/sub and divide instructions.Akira Hatanaka
2013-03-30[mips] Define pseudo instructions for spilling and copying accumulatorAkira Hatanaka
2013-03-28[Mips Assembler] Add support for OR macro with imediate opperandJack Carter
2013-03-28[Mips Assembler] Add alias definitions for jalJack Carter
2013-03-04[mips] Print move instructions.Akira Hatanaka
2013-02-07[mips] Add definition of JALR instruction which has two register operands. Ch...Akira Hatanaka
2013-02-05This patch that sets the EmitAlias flag in td files Jack Carter
2013-01-18This is a resubmittal. For some reason it broke the bots yesterdayJack Carter
2013-01-12This patch tackles the problem of parsing Mips Jack Carter
2013-01-07Remove # from the beginning and end of def names. The # is a paste operator a...Craig Topper
2013-01-04[mips] 80 columns.Akira Hatanaka
2013-01-04[mips] Reorder template parameters. Remove class shift_rotate_imm32 andAkira Hatanaka
2013-01-04[mips] Refactor instructions which move data from or to coprocessors.Akira Hatanaka
2012-12-21[mips] Refactor subword-swap, EXT/INS, load-effective-address and read-hardwareAkira Hatanaka
2012-12-21[mips] Refactor SYNC and multiply/divide instructions.Akira Hatanaka
2012-12-21[mips] Refactor jump, jump register, jump-and-link and nop instructions.Akira Hatanaka
2012-12-21[mips] Refactor load/store left/right and load-link and store-conditionalAkira Hatanaka
2012-12-21[mips] Refactor load/store instructions.Akira Hatanaka
2012-12-21[mips] Refactor LUI instruction.Akira Hatanaka
2012-12-21[mips] Refactor count leading zero or one instructions.Akira Hatanaka
2012-12-21[mips] Refactor sign-extension-in-register instructions.Akira Hatanaka
2012-12-21[mips] Refactor instructions which copy from and to HI/LO registers.Akira Hatanaka
2012-12-21[mips] Refactor logical NOR instructions.Akira Hatanaka
2012-12-20[mips] Refactor SLT (set on less than) instructions. Separate encodingAkira Hatanaka
2012-12-20[mips] Remove asm string parameter from pseudo instructions. Add InstrItinClass Akira Hatanaka
2012-12-20[mips] Refactor conditional branch instructions with one register operand.Akira Hatanaka
2012-12-20[mips] Refactor conditional branch instructions with two register operands.Akira Hatanaka
2012-12-20[mips] Change the order of template parameters. Move the default parameters toAkira Hatanaka
2012-12-20[mips] Refactor shift instructions with register operands. Separate encodingAkira Hatanaka
2012-12-20[mips] Refactor shift immediate instructions. Separate encoding informationAkira Hatanaka
2012-12-20[mips] Refactor arithmetic and logic instructions with immediate operands.Akira Hatanaka
2012-12-20[mips] Refactor arithmetic and logic instructions. Separate encodingAkira Hatanaka
2012-12-20[mips] Delete ArithOverflowR and ArithOverflow and use ArithLogicR andAkira Hatanaka
2012-12-07[mips] Delete nodes and instructions for dynamic alloca that are no longer inAkira Hatanaka
2012-12-07[mips] Shorten predicate name.Akira Hatanaka
2012-12-07[mips] Remove unnecessary predicates.Akira Hatanaka
2012-11-21[mips] Generate big GOT code.Akira Hatanaka
2012-10-31[mips] Set isAsCheapAsAMove flag on ADDiu and DADDiu, which enablesAkira Hatanaka
2012-10-19[mips] Add tail call instructions.Akira Hatanaka
2012-10-11Expose move to/from coprocessor instructions in MIPS64 mode.David Chisnall
2012-10-09Improvements to MIPS64 assembler:David Chisnall
2012-09-15Remove aligned/unaligned load/store fragments defined in MipsInstrInfo.td andAkira Hatanaka
2012-08-31The instruction DINS may be transformed into DINSU or DEXTM dependingJack Carter
2012-08-28The instruction DEXT may be transformed into DEXTU or DEXTM dependingJack Carter
2012-08-09Another 32 to 64 bit sign extension bug.Jack Carter
2012-08-07The define for 64 bit sign extension neglected to Jack Carter
2012-08-06The Mips64InstrInfo.td definitions DynAlloc64 LEA_ADDiu64 Jack Carter
2012-07-16Doubleword Shift Left Logical Plus 32Jack Carter
2012-07-10Make register Mips::RA allocatable if not in mips16 mode.Akira Hatanaka
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-11-27 18:29:05 +0000