index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
Age
Commit message (
Expand
)
Author
2011-04-23
whitespace
Andrew Trick
2011-04-22
Disassembly of A8.6.59 LDR (literal) Encoding T1 (16-bit thumb instruction) s...
Johnny Chen
2011-04-22
Add asserts.
Devang Patel
2011-04-22
In Thumb2 mode, lower frame indix references to:
Evan Cheng
2011-04-21
Fix DWARF description of Q registers.
Devang Patel
2011-04-21
Fix DWARF description of S registers.
Devang Patel
2011-04-21
As per ARM docs, register Dx is described as DW_OP_regx(256+x) in DWARF.
Devang Patel
2011-04-20
Remove -use-divmod-libcall. Let targets opt in when they are available.
Evan Cheng
2011-04-20
Prefer cheap registers for busy live ranges.
Jakob Stoklund Olesen
2011-04-20
Excise unintended hunk in 129858. <rdar://problem/7662569>
Stuart Hastings
2011-04-20
ARM byval support. Will be enabled by another patch to the FE. <rdar://prob...
Stuart Hastings
2011-04-19
Fix typo in the comment.
Johnny Chen
2011-04-19
ADT/Triple: Move a variety of clients to using isOSDarwin() and isOSWindows()
Daniel Dunbar
2011-04-19
Remove some duplicate op action entries and reorganize.
Eric Christopher
2011-04-19
This patch combines several changes from Evan Cheng for rdar://8659675.
Bob Wilson
2011-04-19
Add -mcpu=cortex-a9-mp. It's cortex-a9 with MP extension. rdar://8648637.
Bob Wilson
2011-04-19
Avoid some 's' 16-bit instruction which partially update CPSR
Bob Wilson
2011-04-19
Avoid write-after-write issue hazards for Cortex-A9.
Bob Wilson
2011-04-19
Some single-precision VFP instructions can execute in either the VPF or Neon
Bob Wilson
2011-04-19
Improvements for the Cortex-A9 scheduling itineraries.
Bob Wilson
2011-04-19
Change A9 scheduling itineraries VLD* / VST* entries default to "aligned". That
Evan Cheng
2011-04-19
Do not lose mem_operands while lowering VLD / VST intrinsics.
Evan Cheng
2011-04-18
Trim a few unneeded includes.
Jim Grosbach
2011-04-18
Small fix to the ARM AsmParser to ensure that a
Sean Callanan
2011-04-16
Correct result when a branch condition is live across a block
Stuart Hastings
2011-04-15
Thumb2 BFC was insufficiently encoded.
Johnny Chen
2011-04-15
A8.6.315 VLD3 (single 3-element structure to all lanes)
Johnny Chen
2011-04-15
Add ORR and EOR to the CMP peephole optimizer. It's hard to get isel to generate
Cameron Zwarich
2011-04-15
The AND instruction leaves the V flag unmodified, so it falls victim to the same
Cameron Zwarich
2011-04-15
Add missing register forms of instructions to the ARM CMP-folding code. This
Cameron Zwarich
2011-04-15
Fix a ton of comment typos found by codespell. Patch by
Chris Lattner
2011-04-15
Fix another fcopysign lowering bug. If src is f64 and destination is f32, don't
Evan Cheng
2011-04-15
For t2BFI, both Inst{26} and Inst{5} "should" be 0.
Johnny Chen
2011-04-15
The ARM disassembler did not handle the alignment correctly for VLD*DUP* inst...
Johnny Chen
2011-04-14
Follow up on r127913. Fix Thumb revsh isel. rdar://9286766
Evan Cheng
2011-04-14
Add sanity checkings for Thumb2 Load/Store Register Exclusive family of opera...
Johnny Chen
2011-04-13
Thumb disassembler did not handle tBRIND (indirect branch) properly.
Johnny Chen
2011-04-13
Check for unallocated instruction encodings when disassembling Thumb Branch i...
Johnny Chen
2011-04-13
The LDR*T/STR*T (unpriviledged load/store) operations don't take SP or PC as Rt.
Johnny Chen
2011-04-13
Fix a typo in an ARM-specific DAG combine. This fixes <rdar://problem/9278274>.
Cameron Zwarich
2011-04-13
Check the corner cases for t2LDRSHi12 correctly and mark invalid encodings as...
Johnny Chen
2011-04-13
Fix a bug where for t2MOVCCi disassembly, the TIED_TO register operand was no...
Johnny Chen
2011-04-13
Forgot to add this change for http://llvm.org/viewvc/llvm-project?view=rev&re...
Johnny Chen
2011-04-13
Fix a typo.
Cameron Zwarich
2011-04-12
Add sanity check for Ld/St Dual forms of Thumb2 instructions.
Johnny Chen
2011-04-12
Add @earlyclobber constraints to the writeback register of all ARM store inst...
Jakob Stoklund Olesen
2011-04-12
The Thumb2 RFE instructions need to have their second halfword fully specified.
Johnny Chen
2011-04-12
Add bad register checks for Thumb2 Ld/St instructions.
Johnny Chen
2011-04-12
The Thumb2 Ld, St, and Preload instructions with the i12 forms should have it...
Johnny Chen
2011-04-12
Print out a debug message when the reglist fails the sanity check for Thumb L...
Johnny Chen
[prev]
[next]