index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
ARMISelLowering.cpp
Age
Commit message (
Expand
)
Author
2012-12-04
Appease GCC's -Wparentheses.
Matt Beaumont-Gay
2012-12-04
ARM custom lower ctpop for vector types. Patch by Pete Couperus.
Evan Cheng
2012-12-03
Use the new script to sort the includes of every file under lib.
Chandler Carruth
2012-11-30
Codegen failure for vmull with small vectors
Sebastian Pop
2012-11-29
Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.
Silviu Baranga
2012-11-28
ARM: Implement CanLowerReturn so large vectors get expanded into sret.
Benjamin Kramer
2012-11-17
Mark FP_EXTEND form v2f32 to v2f64 as "expand" for ARM NEON. Patch by Pete C...
Eli Friedman
2012-11-16
Remove hard coded registers in ARM ldrexd and strexd instructions
Weiming Zhao
2012-11-16
Make sure FABS on v2f32 and v4f32 is legal on ARM NEON
Anton Korobeynikov
2012-11-15
Mark FP_ROUND for converting NEON v2f64 to v2f32 as expand. Add a missing
Eli Friedman
2012-11-15
Revert changing FNEG of v4f32 to Expand. It's legal.
Craig Topper
2012-11-15
Make FNEG and FABS of v4f32 Expand.
Craig Topper
2012-11-15
Add llvm.ceil, llvm.trunc, llvm.rint, llvm.nearbyint intrinsics.
Craig Topper
2012-11-10
Disable the Thumb no-return call optimization:
Evan Cheng
2012-11-09
Revert r167620; this can be implemented using an existing CL option.
Chad Rosier
2012-11-09
Add support for -mstrict-align compiler option for ARM targets.
Chad Rosier
2012-11-06
Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering all
Chad Rosier
2012-11-02
Vext Lowering was missing opportunities
Quentin Colombet
2012-10-30
Change ForceSizeOpt attribute into MinSize attribute
Quentin Colombet
2012-10-27
[code size][ARM] Emit regular call instructions instead of the move, branch s...
Quentin Colombet
2012-10-19
ARM:
Stepan Dyatkovskiy
2012-10-16
Issue:
Stepan Dyatkovskiy
2012-10-15
Fixed PR13938: the ARM backend was crashing because it couldn't select a VDUP...
Silviu Baranga
2012-10-12
ARM: tail-call inside a function where part of a byval argument is on caller's
Manman Ren
2012-10-12
ARM: Mark VSELECT as 'expand'.
Jim Grosbach
2012-10-10
Fix for LDRB instruction:
Stepan Dyatkovskiy
2012-10-10
Issue description:
Stepan Dyatkovskiy
2012-10-09
Create enums for the different attributes.
Bill Wendling
2012-10-08
Move TargetData to DataLayout.
Micah Villmow
2012-09-29
Add LLVM support for Swift.
Bob Wilson
2012-09-27
Revert 'Fix a typo 'iff' => 'if''. iff is an abreviation of if and only if. S...
Sylvestre Ledru
2012-09-27
Fix a typo 'iff' => 'if'
Sylvestre Ledru
2012-09-26
Remove the `hasFnAttr' method from Function.
Bill Wendling
2012-09-26
Fix ordering of operands on lowering of atomicrmw min/max nodes on ARM.
James Molloy
2012-09-18
Use vld1 / vst2 for unaligned v2f64 load / store. e.g. Use vld1.16 for 2-byte
Evan Cheng
2012-09-13
This patch introduces A15 as a target in LLVM.
Silviu Baranga
2012-09-08
Set operation action for FFLOOR to Expand for all vector types for X86. Set F...
Craig Topper
2012-09-07
Custom DAGCombine for and/or/xor are for all ARMs.
Jakob Stoklund Olesen
2012-09-06
Fix self-host; ensure signedness is consistent.
James Molloy
2012-09-06
Improve codegen for BUILD_VECTORs on ARM.
James Molloy
2012-09-04
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
Arnold Schwaighofer
2012-08-31
Fix a couple of typos in EmitAtomic.
Jakob Stoklund Olesen
2012-08-20
Use a SmallPtrSet to dedup successors in EmitSjLjDispatchBlock.
Jakob Stoklund Olesen
2012-08-18
Remove the CAND/COR/CXOR custom ISD nodes and their select code.
Jakob Stoklund Olesen
2012-08-18
Also combine zext/sext into selects for ARM.
Jakob Stoklund Olesen
2012-08-18
Also pass logical ops to combineSelectAndUse.
Jakob Stoklund Olesen
2012-08-17
Add comment, clean up code. No functional change.
Jakob Stoklund Olesen
2012-08-16
Handle ARM MOVCC optimization in PeepholeOptimizer.
Jakob Stoklund Olesen
2012-08-15
Fold predicable instructions into MOVCC / t2MOVCC.
Jakob Stoklund Olesen
2012-08-15
Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...
Evan Cheng
[prev]
[next]