diff options
author | Jim Grosbach <grosbach@apple.com> | 2009-10-23 23:07:42 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2009-10-23 23:07:42 +0000 |
commit | 7388037dd15b13bc5705dee6ca85d5aacced5ce4 (patch) | |
tree | 8f5985438a3efbcd8bb3e195334babbc11dcc895 | |
parent | 23e5fcfec4640955fec41dc8348f467adf1a3e56 (diff) |
FIXME no longer applies. R12 and R3 are available for allocation
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@84977 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/ARM/ARMRegisterInfo.td | 3 |
1 files changed, 0 insertions, 3 deletions
diff --git a/lib/Target/ARM/ARMRegisterInfo.td b/lib/Target/ARM/ARMRegisterInfo.td index e0be784329..9a0111d9d8 100644 --- a/lib/Target/ARM/ARMRegisterInfo.td +++ b/lib/Target/ARM/ARMRegisterInfo.td @@ -129,9 +129,6 @@ def GPR : RegisterClass<"ARM", [i32], 32, [R0, R1, R2, R3, R4, R5, R6, iterator allocation_order_begin(const MachineFunction &MF) const; iterator allocation_order_end(const MachineFunction &MF) const; }]; - // FIXME: We are reserving r12 in case the PEI needs to use it to - // generate large stack offset. Make it available once we have register - // scavenging. Similarly r3 is reserved in Thumb mode for now. let MethodBodies = [{ // FP is R11, R9 is available. static const unsigned ARM_GPR_AO_1[] = { |