index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
utils
/
TableGen
/
CodeGenSchedule.h
Age
Commit message (
Expand
)
Author
2013-04-23
Machine model: verify well-formed processor resource groups.
Andrew Trick
2013-03-16
Machine model. Allow mixed itinerary classes and SchedRW lists.
Andrew Trick
2012-12-20
Fix an uninitialized member variable, found by -fsanitize=bool.
Richard Smith
2012-12-04
Sort the #include lines for utils/...
Chandler Carruth
2012-10-10
TableGen subtarget emitter cleanup.
Andrew Trick
2012-10-03
Added instregex support to TableGen subtarget emitter.
Andrew Trick
2012-10-03
TableGen subtarget emitter, nearly first class support for SchedAlias.
Andrew Trick
2012-09-22
Machine Model (-schedmodel only). Added SchedAliases.
Andrew Trick
2012-09-19
SchedMachineModel: compress the CPU's WriteLatencyTable.
Andrew Trick
2012-09-18
comment typo
Andrew Trick
2012-09-18
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-17
Revert r164061-r164067. Most of the new subtarget emitter.
Andrew Trick
2012-09-17
comment typo
Andrew Trick
2012-09-17
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-07-07
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick