aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen
AgeCommit message (Expand)Author
2012-12-18Disable ARM partial flag dependency optimization at -OzQuentin Colombet
2012-12-18MISched: add dependence to ExitSU to model live-out latency.Andrew Trick
2012-12-18Check multiple register classes for inline asm tied registersHal Finkel
2012-12-17Add rest of BMI/BMI2 instructions to the folding tables as well as popcnt and...Craig Topper
2012-12-16This patch is needed to make c++ exceptions work for mips16.Reed Kotler
2012-12-15X86: Add a couple of target-specific dag combines that turn VSELECTS into psu...Benjamin Kramer
2012-12-15This code implements most of mips16 hardfloat as it is done by gcc.Reed Kotler
2012-12-14FastIsel: Get PIC-style GV loads for NaCl64 even w/out 64-bit pointers.Jan Voung
2012-12-14TypeLegalizer: Do not generate target specific nodes with illegal types, beca...Nadav Rotem
2012-12-14This patch removes some nondeterminism from direct object file outputBill Schmidt
2012-12-14This patch improves the 64-bit PowerPC InitialExec TLS support by providingBill Schmidt
2012-12-13[mips] Do not copy GOT address to register $gp if the function being called hasAkira Hatanaka
2012-12-13Fix a bug in DAGCombiner::MatchBSwapHWord. Make sure the node has operands be...Evan Cheng
2012-12-12Fix a logic bug in inline expansion of memcpy / memset with an overlappingEvan Cheng
2012-12-12The ordering of two relocations on the same instruction is apparently notBill Schmidt
2012-12-12This patch implements local-dynamic TLS model support for the 64-bitBill Schmidt
2012-12-12llvm/test/CodeGen/X86/atom-bypass-slow-division.ll: Fix possible typo(s) in C...NAKAMURA Takumi
2012-12-12llvm/test/CodeGen/X86/atom-bypass-slow-division.ll: Rename symbols, s/test_/T...NAKAMURA Takumi
2012-12-12llvm/test/CodeGen/X86/store_op_load_fold.ll: Fix typo, s/CHECK_NEXT/CHECK-NEXT/NAKAMURA Takumi
2012-12-12llvm/test/CodeGen/X86/store_op_load_fold.ll: Add explicit triple.NAKAMURA Takumi
2012-12-12DAGCombine: clamp hi bit in APInt::getBitsSet to avoid assertionManman Ren
2012-12-12Avoid using lossy load / stores for memcpy / memset expansion. e.g.Evan Cheng
2012-12-11Add R600 backendTom Stellard
2012-12-11This patch implements the general dynamic TLS model for 64-bit PowerPC.Bill Schmidt
2012-12-11Add a triple to this test.Chad Rosier
2012-12-11Fix a miscompile in the DAG combiner. Previously, we would incorrectlyChandler Carruth
2012-12-11move X86-specific testPaul Redmond
2012-12-11Fall back to the selection dag isel to select tail calls.Chad Rosier
2012-12-10Some enhancements for memcpy / memset inline expansion.Evan Cheng
2012-12-10Use GetUnderlyingObjects in mischedHal Finkel
2012-12-10Teach DAG combine to handle vector add/sub with vectors of all 0s.Craig Topper
2012-12-08Teach DAG combine to handle vector logical operations with vectors of all 1s ...Craig Topper
2012-12-07When we use the BLEND instruction that uses the MSB as a mask, we can removeNadav Rotem
2012-12-07In hexagon convertToHardwareLoop, don't deref end() iteratorMatthew Curtis
2012-12-07X86: Prefer using VPSHUFD over VPERMIL because it has better throughput.Nadav Rotem
2012-12-07Added Mapping Symbols for ARM ELFTim Northover
2012-12-06Fix typos in CHECK lines.Dmitri Gribenko
2012-12-06Fix a bug in the code that merges consecutive stores. Previously we did notNadav Rotem
2012-12-06Remove intrinsic specific instructions for (V)MOVQUmr with patterns pointing ...Craig Topper
2012-12-06Properly fix the tes.Evan Cheng
2012-12-06llvm/test/CodeGen/ARM/extload-knownzero.ll: Try to unbreak, to add -O0. I gue...NAKAMURA Takumi
2012-12-06[arm fast-isel] Make the fast-isel implementation of memcpy respect alignment.Chad Rosier
2012-12-06Let targets provide hooks that compute known zero and ones for any_extendEvan Cheng
2012-12-05RegisterPressureTracker: fix findUseBetween to handle DebugValueAndrew Trick
2012-12-05RegisterPresssureTracker: Track live physical register by unit.Andrew Trick
2012-12-05[NVPTX] Fix crash with unnamed struct argumentsJustin Holewinski
2012-12-05Use multiclass to define store instructions with base+immediate offsetJyotsna Verma
2012-12-05Simplified BLEND pattern matching for shuffles.Elena Demikhovsky
2012-12-05Add x86 isel lowering logic to form bit test with inverted condition. e.g.Evan Cheng
2012-12-04ARM custom lower ctpop for vector types. Patch by Pete Couperus.Evan Cheng