index
:
emscripten-fastcomp
master
LLVM with the emscripten fastcomp javascript backend
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
SelectionDAG
Age
Commit message (
Expand
)
Author
2011-07-14
Add assertion for the chain value type
Nadav Rotem
2011-07-14
Don't emit a bit test if there is only one case the test can yield false. A s...
Benjamin Kramer
2011-07-14
Add a dag combine pattern for folding C2-(A+C1) -> (C2-C1)-A
Eric Christopher
2011-07-13
Convert InsertValueInst and ExtractValueInst APIs to use ArrayRef.
Jay Foad
2011-07-08
Add an intrinsic and codegen support for fused multiply-accumulate. The intent
Cameron Zwarich
2011-07-08
Apparently we can't expect a BinaryOperator here.
Benjamin Kramer
2011-07-08
Emit a more efficient magic number multiplication for exact sdivs.
Benjamin Kramer
2011-07-07
Remove a FIXME. All of the standard ones are in the list.
Eric Christopher
2011-07-07
Add functions 'hasPredecessor' and 'hasPredecessorHelper' to SDNode. The
Lang Hames
2011-07-06
Grammar and 80-col.
Eric Christopher
2011-07-06
Introduce "expect" intrinsic instructions.
Jakub Staszak
2011-07-01
Rename TargetSubtarget to TargetSubtargetInfo for consistency.
Evan Cheng
2011-06-30
Remove getRegClassForInlineAsmConstraint and all dependencies.
Eric Christopher
2011-06-29
Revert r133953 for now.
Devang Patel
2011-06-29
Revert a part of r126557 which could create unschedulable DAGs.
Benjamin Kramer
2011-06-29
Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...
Evan Cheng
2011-06-28
- Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo and
Evan Cheng
2011-06-27
During bottom up fast-isel, instructions emitted to materalize registers are ...
Devang Patel
2011-06-27
More refactoring. Move getRegClass from TargetOperandInfo to TargetInstrInfo.
Evan Cheng
2011-06-27
The index stored in the RegDefIter is one after the current index. When gett...
Owen Anderson
2011-06-27
pre-RA-sched: Cleanup register pressure tracking.
Andrew Trick
2011-06-27
Distinguish early clobber output operands from clobbered registers.
Jakob Stoklund Olesen
2011-06-24
The scheduler needs to be aware on the existence of untyped nodes when it per...
Owen Anderson
2011-06-24
Handle debug info for i128 constants.
Devang Patel
2011-06-22
Replace the existing forms of ConstantArray::get() with a single form
Jay Foad
2011-06-21
Fix some trailing issues from my introduction of MVT::untyped and its use for...
Owen Anderson
2011-06-21
Teach dag combine to match halfword byteswap patterns.
Evan Cheng
2011-06-20
Fix PromoteIntRes_TRUNCATE: Add support for cases where the
Nadav Rotem
2011-06-19
Code cleanups: Remove duplicated logic in PromotInteRes_BITCAST, reserve vect...
Nadav Rotem
2011-06-19
Calls to AssertZext and getZeroExtendInReg must be made using scalar types.
Nadav Rotem
2011-06-19
When promoting the vector elements in CopyToParts, use vector trunc
Nadav Rotem
2011-06-18
Don't allocate empty read-only SmallVectors during SelectionDAG deallocation.
Benjamin Kramer
2011-06-18
Remove unused but set variables.
Benjamin Kramer
2011-06-18
Fix UMULO support for 2x register width to allow the full
Eric Christopher
2011-06-17
Fix comment.
Eric Christopher
2011-06-17
Lower multiply with overflow checking to __mulo<mode>
Eric Christopher
2011-06-16
Don't use register classes larger than TLI->getRegClassFor(VT).
Jakob Stoklund Olesen
2011-06-16
Introduce MachineBranchProbabilityInfo class, which has similar API to
Jakub Staszak
2011-06-16
Change the REG_SEQUENCE SDNode to take an explict register class ID as its fi...
Owen Anderson
2011-06-16
Add TargetRegisterInfo::getRawAllocationOrder().
Jakob Stoklund Olesen
2011-06-16
Add a DAGCombine for (ext (binop (load x), cst)).
Nick Lewycky
2011-06-15
Add a new MVT::untyped. This will be used in future work for modelling ISA f...
Owen Anderson
2011-06-15
Added -stress-sched flag in the Asserts build.
Andrew Trick
2011-06-15
getZeroExtendInReg needs to get a scalar type
Nadav Rotem
2011-06-15
Enable the simplification of truncating-store after fixing the usage of
Nadav Rotem
2011-06-14
When pattern matching during instruction selection make sure shl x,1 is not
Chad Rosier
2011-06-14
Add a testcase for checking the integer-promotion of many different vector
Nadav Rotem
2011-06-14
Disable trunc-store simplification on vectors.
Nadav Rotem
2011-06-14
Add one more argument to the prefetch intrinsic to indicate whether it's a data
Bruno Cardoso Lopes
2011-06-13
Fix a bug in FindMemType. When widening vector loads, use a wider memory type
Nadav Rotem
[prev]
[next]