aboutsummaryrefslogtreecommitdiff
path: root/lib
AgeCommit message (Expand)Author
2013-05-02R600: Improve asmPrint of ALU clauseVincent Lejeune
2013-05-02R600: Prettier asmPrint of AluVincent Lejeune
2013-05-02Hexagon: Add multiclass/encoding bits for the New-Value Jump instructions.Jyotsna Verma
2013-05-02[GV] Remove dead code which is really difficult to decipher.Shuxin Yang
2013-05-02Hexagon - Add peephole optimizations for zero extends.Pranav Bhandarkar
2013-05-02[mips] Fix the head Mips16RegisterInfo.cpp commentRichard Sandiford
2013-05-02Hexagon: Honor __builtin_expect by using branch probabilities.Jyotsna Verma
2013-05-02R600: Use new tablegen syntax for patternsTom Stellard
2013-05-02R600/SI: remove nonsense select patternTom Stellard
2013-05-02Copy BitCodes.h to NaCl/NaClBitCodes.hKarl Schimpf
2013-05-0280-col fixup.Michael Liao
2013-05-02Avoid duplicating logic on frame register selecting when lowering eh_returnMichael Liao
2013-05-02Avoid duplicating logic on frame register selecting when lowering frameaddrMichael Liao
2013-05-02TiedTo flag can now be placed on implicit operands. isTwoAddrUse() should lookEvan Cheng
2013-05-01[mips] Rename class and functions. Simplify code.Akira Hatanaka
2013-05-01This exposes more MCJIT options via the C API:Filip Pizlo
2013-05-01Revert r180737. The companion patch was reverted, and this is not relevant ri...Bill Wendling
2013-05-01Hexagon: Use multiclass for Jump instructions.Jyotsna Verma
2013-05-01Hexagon: Clear isKill flag on the predicate register inJyotsna Verma
2013-05-01This patch breaks up Wrap.h so that it does not have to include all of Filip Pizlo
2013-05-01SROA: Generate selects instead of shuffles when blending values because this ...Nadav Rotem
2013-05-01[inline asm] Return an undef SDValue of the expected value type, rather thanChad Rosier
2013-05-01Optimize away nop CONCAT_VECTOR nodes.Nadav Rotem
2013-05-01Copy LLVM bitcode reader to generate a PNaCl wire format reader.Karl Schimpf
2013-05-01Now that the underlying issue is fixed, revert r180750 and r180722.Rafael Espindola
2013-05-01Put VMOVPQIto64rr in the VRPDI class.Rafael Espindola
2013-05-01Fixes a buffer overrun where the allocated buffer wasn't large enough to acco...Aaron Ballman
2013-05-01Revert "InstCombine: Fold more shuffles of shuffles."Jim Grosbach
2013-04-30[mips] Fix handling of instructions which copy to/from accumulator registers.Akira Hatanaka
2013-04-30Only pass 'returned' to target-specific lowering code when the value of entir...Stephen Lin
2013-04-30Fix a use after free. RI is freed before the call to getDebugLoc(). ToRichard Trieu
2013-04-30[mips] Instruction selection patterns for DSP-ASE vector select and compareAkira Hatanaka
2013-04-30Temporarily revert "Change the informal convention of DBG_VALUE so that we ca...Adrian Prantl
2013-04-30Change the informal convention of DBG_VALUE so that we can express aAdrian Prantl
2013-04-30MI Sched: revert a minor heuristic that snuck in with -misched-vcopy.Andrew Trick
2013-04-30[mips] Simplify code.Akira Hatanaka
2013-04-30Fix a typoNadav Rotem
2013-04-30InstCombine: Fold more shuffles of shuffles.Jim Grosbach
2013-04-30[mips] Clear isCommutable bit of instructions which are not commutable.Akira Hatanaka
2013-04-30LocalStackSlotAllocation improvementsHal Finkel
2013-04-30Text files should not be marked executable.Rafael Espindola
2013-04-30Spelling. Thanks, Eric.Adrian Prantl
2013-04-30Set debug locations for branch instructions created during inlining, evenAdrian Prantl
2013-04-30Change getSlotIndex to return unsigned.Rafael Espindola
2013-04-30Fix Addend computation for non external relocations on Macho.Rafael Espindola
2013-04-30Fix a bug in foldSelectICmpAndOr.David Majnemer
2013-04-30s tightens up the encoding description for ARM post-indexed ldr instructions....Mihai Popa
2013-04-30Fix "Combine bit test + conditional or into simple math"David Majnemer
2013-04-30Refactoring patch.Stepan Dyatkovskiy
2013-04-30Collect the Addend for external relocs.Rafael Espindola
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-12-28 00:34:26 +0000