aboutsummaryrefslogtreecommitdiff
path: root/include/llvm/Target
AgeCommit message (Expand)Author
2012-04-11TableGen's regpressure: emit per-registerclass weight limits.Andrew Trick
2012-04-11Comment typo fix.Duncan Sands
2012-04-10Added a TargetRegisterInfo interface for accessing register pressure sets.Andrew Trick
2012-04-10Fix a long standing tail call optimization bug. When a libcall is emittedEvan Cheng
2012-04-08Teach LLVM about a PIE option which, when enabled on top of PIC, makesChandler Carruth
2012-04-08Move the TLSModel information into the TargetMachine rather than hidingChandler Carruth
2012-04-04Always compute all the bits in ComputeMaskedBits.Rafael Espindola
2012-04-02Add predicates for checking whether targets have free FNEG and FABS operation...Owen Anderson
2012-03-25Prune some includes and forward declarations.Craig Topper
2012-03-13Target override to allow CodeGenPrepare to sink address operands to intrinsic...Pete Cooper
2012-03-05MCRegisterInfo-ize getMatchingSuperReg.Jim Grosbach
2012-03-05Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce stati...Craig Topper
2012-03-04Use uint16_t to store register overlaps to reduce static data.Craig Topper
2012-03-04Use uint16_t instead of unsigned to store registers in reg classes. Reduces s...Craig Topper
2012-03-04Use uint16_t to store registers in callee saved register tables to reduce siz...Craig Topper
2012-03-01Move getSubRegIndex out of generated code into MCRegisterInfo, devirtualize it.Benjamin Kramer
2012-03-01Move TargetRegisterInfo::getSubReg() to MCRegisterInfo.Jim Grosbach
2012-03-01Make TargetRegisterClasses non-virtual by making the only virtual function a ...Benjamin Kramer
2012-02-28Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng
2012-02-28Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar
2012-02-28Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng
2012-02-22Make all pointers to TargetRegisterClass const since they are all pointers to...Craig Topper
2012-02-20Improve generated code for extending loads and some trunc stores on ARM.James Molloy
2012-02-15Modify the code that emits the module flags to use the new module flags accessorBill Wendling
2012-02-14Add code to the target lowering object file module to handle module flags.Bill Wendling
2012-02-14Rename getExceptionAddressRegister() to getExceptionPointerRegister() for con...Lang Hames
2012-02-12Remove redundant getAnalysis<> calls in GlobalOpt. Add a few Itanium ABI callsNick Lewycky
2012-02-10RegAlloc superpass: includes phi elimination, coalescing, and scheduling.Andrew Trick
2012-02-09Store just the SimpleValueType in the generated VT tables for each register c...Benjamin Kramer
2012-02-05Convert assert(0) to llvm_unreachableCraig Topper
2012-02-04TargetPassConfig: confine the MC configuration to TargetMachine.Andrew Trick
2012-02-03Added TargetPassConfig. The first little step toward configuring codegen passes.Andrew Trick
2012-02-02Require non-NULL register masks.Jakob Stoklund Olesen
2012-02-01Specify SubRegIndex components on the index itself.Jakob Stoklund Olesen
2012-02-01VLIW specific scheduler framework that utilizes deterministic finite automato...Andrew Trick
2012-01-25Properly emit ctors / dtors with priorities into desired sectionsAnton Korobeynikov
2012-01-24Add an (interleave A, B, ...) SetTheory operator.Jakob Stoklund Olesen
2012-01-20More dead code removal (using -Wunreachable-code)David Blaikie
2012-01-19Add a TargetOption for disabling tail calls.Nick Lewycky
2012-01-18Add a CoveredBySubRegs property to Register descriptions.Jakob Stoklund Olesen
2012-01-17Add TableGen support for callee saved registers.Jakob Stoklund Olesen
2012-01-17Moving options declarations around.Andrew Trick
2012-01-14Add TRI::getCallPreservedMask() hook.Jakob Stoklund Olesen
2012-01-13Added the MachineSchedulerPass skeleton.Andrew Trick
2012-01-13whitespaceAndrew Trick
2012-01-12Allow targets to select source order pre-RA scheduler.Evan Cheng
2012-01-12Move Sched::Preference out of TargetMachine.h where it is not referenced.Evan Cheng
2012-01-10Add 'llvm_unreachable' to passify GCC's understanding of the constraintsChandler Carruth
2012-01-10Remove unnecessary default cases in switches that cover all enum values.David Blaikie
2012-01-09Split AsmParser into two components - AsmParser and AsmParserVariantDevang Patel