aboutsummaryrefslogtreecommitdiff
path: root/include/llvm/Target
AgeCommit message (Expand)Author
2012-06-29Revert "Make NumMicroOps a variable in the subtarget's instruction itinerary."Andrew Trick
2012-06-29Make NumMicroOps a variable in the subtarget's instruction itinerary.Andrew Trick
2012-06-25Define DAGOperand, an empty base class for RegisterClass and Operand. This a...Owen Anderson
2012-06-22TableGen: AsmMatcher support for better operand diagnostics.Jim Grosbach
2012-06-22Use "NoItineraries" for processors with no itineraries.Andrew Trick
2012-06-22Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames
2012-06-19Add DAG-combines for aggressive FMA formation.Lang Hames
2012-06-19Move the support for using .init_array from ARM to the genericRafael Espindola
2012-06-13*typo: Cyles changed to CyclesKay Tiong Khoo
2012-06-09Convert comments to proper Doxygen comments.Dmitri Gribenko
2012-06-08Removing strange "using" declarations form TargetInstrInfo.Andrew Trick
2012-06-08TargetInstrInfo hooks implemented in codegen should be declared pure virtual.Andrew Trick
2012-06-07Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.Andrew Trick
2012-06-06Revert r157755.Manman Ren
2012-06-05misched: API for minimum vs. expected latency.Andrew Trick
2012-06-05Add a new intrinsic: llvm.fmuladd. This intrinsic represents a multiply-addLang Hames
2012-06-05misched: Added MultiIssueItineraries.Andrew Trick
2012-06-05whitespaceAndrew Trick
2012-06-04Remove the "-promote-elements" flag. This flag is now enabled by default.Nadav Rotem
2012-05-31X86: replace SUB with CMP if possibleManman Ren
2012-05-31Add a PrintRegUnit helper similar to PrintReg.Jakob Stoklund Olesen
2012-05-30Add MCRegisterInfo::RegListIterator.Jakob Stoklund Olesen
2012-05-29Use MCRegUnitIterator to compute regsOverlap().Jakob Stoklund Olesen
2012-05-25Change interface for TargetLowering::LowerCallTo and TargetLowering::LowerCallJustin Holewinski
2012-05-25Simplify code for calling a function where CanLowerReturn fails, fixing a sma...Eli Friedman
2012-05-24misched: Added ScoreboardHazardRecognizer.Andrew Trick
2012-05-24Teach tblgen's set theory "sequence" operator to support an optional stride o...Owen Anderson
2012-05-17[Hexagon] Clean up Hexagon ELF definition.Evandro Menezes
2012-05-15TableGen'erate mapping physical registers to encoding values.Jim Grosbach
2012-05-14Rename @llvm.debugger to @llvm.debugtrap.Dan Gohman
2012-05-11Define a new intrinsic, @llvm.debugger. It will be similar to __builtin_trap(),Dan Gohman
2012-05-07Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen
2012-05-07Add TRI::getCommonSuperRegClass().Jakob Stoklund Olesen
2012-05-05Add a new target hook "predictableSelectIsExpensive".Benjamin Kramer
2012-05-04Remove the SubRegClasses field from RegisterClass descriptions.Jakob Stoklund Olesen
2012-05-04Remove TargetRegisterClass::SuperRegClasses.Jakob Stoklund Olesen
2012-05-04Use SuperRegClassIterator for findRepresentativeClass().Jakob Stoklund Olesen
2012-05-04Add a SuperRegClassIterator class.Jakob Stoklund Olesen
2012-05-03Use a shared implementation of getMatchingSuperRegClass().Jakob Stoklund Olesen
2012-05-03Add TargetRegisterClass::getSuperRegIndices().Jakob Stoklund Olesen
2012-05-03Fix the type of SubClassMask.Jakob Stoklund Olesen
2012-05-03Don't override subreg functions in targets without subregisters.Jakob Stoklund Olesen
2012-05-03Added TargetRegisterInfo::getAllocatableClass.Andrew Trick
2012-04-24ARM: improved assembler diagnostics for missing CPU features.Jim Grosbach
2012-04-23This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd
2012-04-20Added TargetRegisterInfo::getRegPressureSetName.Andrew Trick
2012-04-20Add documentation comment.Jim Grosbach
2012-04-19TableGen support for auto-generating assembly two-operand aliases.Jim Grosbach
2012-04-17fix pr12559: mark unavailable win32 math libcallsJoe Groff
2012-04-17Typo in an unused field.Andrew Trick
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-12-28 17:46:13 +0000