aboutsummaryrefslogtreecommitdiff
path: root/src/target
AgeCommit message (Expand)Author
2018-11-18target/image: Add support for S6 record in Motorola SREC filesBohdan Tymkiv
2018-11-13Permit null target on TCL connectionChristopher Head
2018-11-08armv7a: ARMv7-A MMU toolsMatthias Welwarsky
2018-11-06target/cortex_a: remove duplicate code to read target registersAntonio Borneo
2018-11-06target/arm_dpm: uniform names of exported functionsAntonio Borneo
2018-11-06target/cortex_a: remove buggy memory AP accessesAntonio Borneo
2018-11-06target/cortex_a: remove unused code controlled by "fast_reg_read"Antonio Borneo
2018-11-03arm_adi_v5: do not deactivate power domains while trying to clear sticky errorAntonio Borneo
2018-10-28target/target.c: adding keep_alive() to while loop.Kevin Gillespie
2018-10-27target/cortex_a: fix temporary breakpoint during stepAntonio Borneo
2018-10-27target/arm_adi_v5: fix sync CSW cache on apreg writeAntonio Borneo
2018-10-16esirisc: support eSi-RISC targetsSteven Stallion
2018-10-16gdb_server: add support for architecture elementSteven Stallion
2018-10-16register: support non-existent registersSteven Stallion
2018-10-01gdb_server: avoid gdb server for virtual targetsAntonio Borneo
2018-09-25target/cortex_m: fix typoChristopher Head
2018-09-13arm_adi_v5: remove useless cast to intAntonio Borneo
2018-09-12target/cortex_a: poll all targets in SMP node after haltAntonio Borneo
2018-09-10target/mem_ap: generic mem-ap targetMatthias Welwarsky
2018-09-07gdb_server: add per target option "-gdb-port"Antonio Borneo
2018-09-07adi_v5: enforce check on AP number valueAntonio Borneo
2018-08-22target: armv8: Ensure target is halted for virt2physGuido Günther
2018-08-14target/riscv/riscv-011: fix compile warning about uninitialized variableSvetoslav Enchev
2018-08-14target/cortex_m: restore C_MASKINTS after resetChristopher Head
2018-08-08target/armv7a_cache: add gdb keep-alive and fix a missing dpm finishAntonio Borneo
2018-08-06target/cortex_a: allow command dacrfixup during init phaseAntonio Borneo
2018-08-06target/arm_adi_v5: allow commands apsel and apcsw during init phaseAntonio Borneo
2018-08-01target/cortex_m: fix incorrect commentChristopher Head
2018-08-01target/arm_adi_v5: add command "dpreg"Antonio Borneo
2018-08-01target/riscv: fix compile error with gcc 8.1.1Antonio Borneo
2018-07-31mips_m4k: add optional reset handlerOleksij Rempel
2018-07-27target/cortex_a: fix compile error for uninitialized variablePaul Bartholomew
2018-07-25target/cortex_m: make a variable localChristopher Head
2018-07-24cortex_a: fix virt2phys when mmu is disabledMatthias Welwarsky
2018-07-24Add RISC-V support.Tim Newsome
2018-07-24arm_adi_v5: put SWJ-DP back to JTAG mode at exitAntonio Borneo
2018-07-22armv7a: read ttbcr and ttb0/1 at every entry in debug stateAntonio Borneo
2018-07-20target/aarch64: Call aarch64_init_debug_access() earlier in aarch64_deassert_...Dennis Ostermann
2018-07-19target/armv7m_trace: Use prefix for enumsMarc Schink
2018-07-19target/armv7m_trace: Fix typo in enumMarc Schink
2018-07-18target: Fix segfault for 'mem2array'Marc Schink
2018-07-18Avoid null target->semihosting references.Liviu Ionescu
2018-07-13target/image: make i/j unsigned to avoid ubsan runtime errorCody Schafer
2018-07-13target: armv8: Avoid semihosting segfault on haltAndreas Färber
2018-07-13GDB fileIO stdout supportOmair Javaid
2018-07-13Add ARM v8 AArch64 semihosting supportOmair Javaid
2018-07-09target: fix 'bp' command help messageAntonio Borneo
2018-07-03target/cortex_m: return error if breakpoint address is out of rangeAntonio Borneo
2018-06-22target/arm_adi_v5: keep CSW and TAR cache updatedAntonio Borneo
2018-06-22target/arm_adi_v5: sync CSW and TAR cache on apreg writeAntonio Borneo
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2026-01-17 18:59:21 +0000