aboutsummaryrefslogtreecommitdiff
path: root/src/target/armv7a.h
AgeCommit message (Expand)Author
2020-03-12armv7a: access monitor registers only with security extensionsAntonio Borneo
2019-05-14target/armv7a: change prototype of armv7a_handle_cache_info_command()Paul Fertser
2019-04-24armv7a: Improve parsing of MPIDR register to avoid error message for Cortex R5Tommy Vestermark
2018-11-08armv7a: ARMv7-A MMU toolsMatthias Welwarsky
2018-11-06target/cortex_a: remove buggy memory AP accessesAntonio Borneo
2018-07-22armv7a: read ttbcr and ttb0/1 at every entry in debug stateAntonio Borneo
2018-03-11armv7a: cache ttbcr and ttb0/1 on debug state entryMatthias Welwarsky
2017-02-10target: Add 64-bit target address supportDongxue Zhang
2016-12-25target: armv7a: remove unused level_num field from armv7a_cachesizePaul Fertser
2016-11-04semihosting armv7a: Add support for ARMv7-AAndrey Smirnov
2016-05-24Make #include guard naming consistentMarc Schink
2016-05-24Remove FSF address from GPL noticesMarc Schink
2015-12-29arm_adi_v5: Convert the AP references from numbers to pointersAndreas Fritiofson
2015-12-29arm_debug: Support multiple APs per DAP and remove DAP from armv7* structsPatrick Stewart
2015-11-30cortex_a: replace cortex_a_check_address functionMatthias Welwarsky
2015-11-30cortex_a: force cache and tlb bypass when cpu is in debug stateMatthias Welwarsky
2015-11-30armv7a: remove indirection for cache info handlerMatthias Welwarsky
2015-11-30armv7a: fix handling of inner cachesMatthias Welwarsky
2015-11-30armv7a: rename l2_cache to outer_cacheMatthias Welwarsky
2015-11-30add armv7a_cache handlersOleksij Rempel
2015-11-05armv7a: correct calculation of ttbr0_maskMatthias Welwarsky
2015-11-05armv7a: re-read ttb information if ttbcr changesMatthias Welwarsky
2015-01-10cortex_a: Add support for A15 MPCoreKamal Dasu
2013-06-05update files to correct FSF addressSpencer Oliver
2013-03-15arch: Added ARMv7R and Cortex-R4 supportEvan Hunter
2013-03-15adi_v5: search for Debug and Memory AP supportEvan Hunter
2012-02-06build: cleanup src/target directorySpencer Oliver
2012-01-23cleanup: rename armv4_5 to arm for readabilitySpencer Oliver
2011-10-25armv7a: make local functions staticAndreas Fritiofson
2011-09-30armv7a ,cortex a : add L1, L2 cache support, va to pa supportMichel Jaouen
2010-07-19debug: debug entry error propagationØyvind Harboe
2010-03-17arm7/9: remove unused post_restore_contextØyvind Harboe
2010-03-05ADIv5 share DAP command supportDavid Brownell
2010-03-04rename "swjdp_common" as "adiv5_dap"David Brownell
2009-12-13target files shouldn't #include <target/...h>David Brownell
2009-12-07ARM: use <target/arm.h> not armv4_5.hDavid Brownell
2009-12-04ARM: rename armv4_5_state_* as arm_state_*David Brownell
2009-12-04ARM: rename armv4_5_mode_* AS arm_mode_*David Brownell
2009-12-03ARM DPM: make DSCR bit defs sharableDavid Brownell
2009-12-03change #include "armv4_5_mmu.h" to <target/armv4_5_mmu.h>Zachary T Welch
2009-12-03change #include "armv4_5_cache.h" to <target/armv4_5_cache.h>Zachary T Welch
2009-12-03change #include "armv4_5.h" to <target/armv4_5.h>Zachary T Welch
2009-12-03change #include "arm_dpm.h" to <target/arm_dpm.h>Zachary T Welch
2009-12-03change #include "arm_adi_v5.h" to <target/arm_adi_v5.h>Zachary T Welch
2009-12-01ARMv7a: move constants out of Cortex-A8 headerDavid Brownell
2009-12-01Cortex-A8: remove previous mcr()/mrc() methodsDavid Brownell
2009-11-24remove target_type register_command callbackZachary T Welch
2009-11-24Cortex-A8: implement DPMDavid Brownell
2009-11-22ARM: simplify CPSR handlingDavid Brownell
2009-11-19ARMv7-A: use standard ARM core statesDavid Brownell
generated by cgit v1.2.3-18-g5258 (git 2.32.0) at 2024-10-16 14:19:47 +0000