aboutsummaryrefslogtreecommitdiff
path: root/src/target/mips32.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/target/mips32.c')
-rw-r--r--src/target/mips32.c33
1 files changed, 33 insertions, 0 deletions
diff --git a/src/target/mips32.c b/src/target/mips32.c
index 1aaa6d6d..55c197b7 100644
--- a/src/target/mips32.c
+++ b/src/target/mips32.c
@@ -300,6 +300,9 @@ int mips32_init_arch_info(struct target *target, struct mips32_common *mips32, s
mips32->read_core_reg = mips32_read_core_reg;
mips32->write_core_reg = mips32_write_core_reg;
+ mips32->ejtag_info.scan_delay = 2000000; /* Initial default value */
+ mips32->ejtag_info.mode = 0; /* Initial default value */
+
return ERROR_OK;
}
@@ -779,6 +782,29 @@ COMMAND_HANDLER(mips32_handle_cp0_command)
return ERROR_OK;
}
+COMMAND_HANDLER(mips32_handle_scan_delay_command)
+{
+ struct target *target = get_current_target(CMD_CTX);
+ struct mips32_common *mips32 = target_to_mips32(target);
+ struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
+
+ if (CMD_ARGC == 1)
+ COMMAND_PARSE_NUMBER(u32, CMD_ARGV[0], ejtag_info->scan_delay);
+ else if (CMD_ARGC > 1)
+ return ERROR_COMMAND_SYNTAX_ERROR;
+
+ command_print(CMD_CTX, "scan delay: %d nsec", ejtag_info->scan_delay);
+ if (ejtag_info->scan_delay >= 2000000) {
+ ejtag_info->mode = 0;
+ command_print(CMD_CTX, "running in legacy mode");
+ } else {
+ ejtag_info->mode = 1;
+ command_print(CMD_CTX, "running in fast queued mode");
+ }
+
+ return ERROR_OK;
+}
+
static const struct command_registration mips32_exec_command_handlers[] = {
{
.name = "cp0",
@@ -787,6 +813,13 @@ static const struct command_registration mips32_exec_command_handlers[] = {
.usage = "regnum select [value]",
.help = "display/modify cp0 register",
},
+ {
+ .name = "scan_delay",
+ .handler = mips32_handle_scan_delay_command,
+ .mode = COMMAND_ANY,
+ .help = "display/set scan delay in nano seconds",
+ .usage = "[value]",
+ },
COMMAND_REGISTRATION_DONE
};