aboutsummaryrefslogtreecommitdiff
path: root/tcl/target
diff options
context:
space:
mode:
authorEdward Fewell <efewell@ti.com>2018-12-05 16:05:00 -0600
committerSpencer Oliver <spen@spen-soft.co.uk>2018-12-11 13:27:17 +0000
commitf56e28b2c85da8ddc6fa9c878012160cc9d22a9f (patch)
treeb9984ef92d35d55a2efc63138249bb96aa004340 /tcl/target
parenta50964246dac4116d01e57102341242cf307243c (diff)
flash/nor: update CC26xx/CC13xx support
Added fixes found in additional code reviews. Remove inappropriate use of bank_number field and updated documentation to reflect the change. Restored functionality to cc2538.cfg file because previous change removed the cc26xx.cfg file because the flash support changes made it obsolete. Rolled the previous cc26xx.cfg file into cc2538.cfg and updated it to work with other recent changes. Tested using a SmartRF06 Evaluation board with embedded XDS100v3 and external XDs110. Change-Id: Ia19d00cf8055c5c0f1acc53aa23fd06a80fd2ebc Signed-off-by: Edward Fewell <efewell@ti.com> Reviewed-on: http://openocd.zylin.com/4787 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Diffstat (limited to 'tcl/target')
-rwxr-xr-xtcl/target/cc2538.cfg39
1 files changed, 34 insertions, 5 deletions
diff --git a/tcl/target/cc2538.cfg b/tcl/target/cc2538.cfg
index 81593c10..63fd9c26 100755
--- a/tcl/target/cc2538.cfg
+++ b/tcl/target/cc2538.cfg
@@ -1,16 +1,45 @@
# Config for Texas Instruments low power RF SoC CC2538
# http://www.ti.com/lit/pdf/swru319
+adapter_khz 100
+
+source [find target/icepick.cfg]
+source [find target/ti-cjtag.cfg]
+
if { [info exists CHIPNAME] } {
- set CHIPNAME $CHIPNAME
+ set _CHIPNAME $CHIPNAME
+} else {
+ set _CHIPNAME cc2538
+}
+
+#
+# Main DAP
+#
+if { [info exists DAP_TAPID] } {
+ set _DAP_TAPID $DAP_TAPID
} else {
- set CHIPNAME cc2538
+ set _DAP_TAPID 0x8B96402F
}
+jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable
+jtag configure $_CHIPNAME.cpu -event tap-enable "icepick_c_tapenable $_CHIPNAME.jrc 0"
+#
+# ICEpick-C (JTAG route controller)
+#
if { [info exists JRC_TAPID] } {
- set JRC_TAPID $JRC_TAPID
+ set _JRC_TAPID $JRC_TAPID
} else {
- set JRC_TAPID 0x8B96402F
+ set _JRC_TAPID 0x8B96402F
}
+jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f -expected-id $_JRC_TAPID -ignore-version
+# A start sequence is needed to change from cJTAG (Compact JTAG) to
+# 4-pin JTAG before talking via JTAG commands
+jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.cpu"
+jtag configure $_CHIPNAME.jrc -event post-reset "ti_cjtag_to_4pin_jtag $_CHIPNAME.jrc"
-source [find target/cc26xx.cfg]
+#
+# Cortex-M3 target
+#
+set _TARGETNAME $_CHIPNAME.cpu
+dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
+target create $_TARGETNAME cortex_m -dap $_CHIPNAME.dap