aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/MSP430/AddrMode-bis-xr.ll
blob: 17ebd873680b3d99e6cd59eafba3a01f798b11d9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
; RUN: llc < %s -march=msp430 | FileCheck %s
target datalayout = "e-p:16:16:16-i8:8:8-i16:16:16-i32:16:16"
target triple = "msp430-generic-generic"

define void @am1(i16* %a, i16 %x) nounwind {
	%1 = load i16* %a
	%2 = or i16 %x, %1
	store i16 %2, i16* %a
	ret void
}
; CHECK: am1:
; CHECK:		bis.w	r14, 0(r15)

@foo = external global i16

define void @am2(i16 %x) nounwind {
	%1 = load i16* @foo
	%2 = or i16 %x, %1
	store i16 %2, i16* @foo
	ret void
}
; CHECK: am2:
; CHECK:		bis.w	r15, &foo

@bar = external global [2 x i8]

define void @am3(i16 %i, i8 %x) nounwind {
	%1 = getelementptr [2 x i8]* @bar, i16 0, i16 %i
	%2 = load i8* %1
	%3 = or i8 %x, %2
	store i8 %3, i8* %1
	ret void
}
; CHECK: am3:
; CHECK:		bis.b	r14, bar(r15)

define void @am4(i16 %x) nounwind {
	%1 = volatile load i16* inttoptr(i16 32 to i16*)
	%2 = or i16 %x, %1
	volatile store i16 %2, i16* inttoptr(i16 32 to i16*)
	ret void
}
; CHECK: am4:
; CHECK:		bis.w	r15, &32

define void @am5(i16* %a, i16 %x) readonly {
	%1 = getelementptr inbounds i16* %a, i16 2
	%2 = load i16* %1
	%3 = or i16 %x, %2
	store i16 %3, i16* %1
	ret void
}
; CHECK: am5:
; CHECK:		bis.w	r14, 4(r15)

%S = type { i16, i16 }
@baz = common global %S zeroinitializer

define void @am6(i16 %x) nounwind {
	%1 = load i16* getelementptr (%S* @baz, i32 0, i32 1)
	%2 = or i16 %x, %1
	store i16 %2, i16* getelementptr (%S* @baz, i32 0, i32 1)
	ret void
}
; CHECK: am6:
; CHECK:		bis.w	r15, &baz+2

%T = type { i16, [2 x i8] }
@duh = external global %T

define void @am7(i16 %n, i8 %x) nounwind {
	%1 = getelementptr %T* @duh, i32 0, i32 1
	%2 = getelementptr [2 x i8]* %1, i16 0, i16 %n
	%3 = load i8* %2
	%4 = or i8 %x, %3
	store i8 %4, i8* %2
	ret void
}
; CHECK: am7:
; CHECK:		bis.b	r14, duh+2(r15)