index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
test
/
CodeGen
/
X86
/
sink-hoist.ll
Age
Commit message (
Expand
)
Author
2013-03-26
Enable SandyBridgeModel for all modern Intel P6 descendants.
Jakob Stoklund Olesen
2012-04-27
Add mcpu to tests to prevent them from using AVX instructions on Sandy Bridge...
Craig Topper
2012-04-16
Flip the new block-placement pass to be on by default.
Chandler Carruth
2011-10-11
Add dominance check for the instruction being hoisted.
Devang Patel
2011-10-10
Revert r141569 and r141576.
Devang Patel
2011-10-10
If loop header is also loop exiting block then it may not be safe to hoist in...
Devang Patel
2010-09-20
Enable machine sinking critical edge splitting. e.g.
Evan Cheng
2010-06-03
Machine sink could potentially sink instructions into a block where the physical
Bill Wendling
2010-04-17
Start function numbering at 0.
Dan Gohman
2010-03-05
Rever 96389 and 96990. They are causing some miscompilation that I do not ful...
Evan Cheng
2010-02-16
Look for SSE and instructions of this form: (and x, (build_vector c1,c2,c3,c4)).
Evan Cheng
2009-12-07
Don't enable the post-RA scheduler on x86 except at -O3. In its
Dan Gohman
2009-10-31
Add a target triple so that this test behaves consistently across hosts.
Dan Gohman
2009-10-30
Fix MachineLICM to use the correct virtual register class when
Dan Gohman
2009-10-28
Teach MachineLICM to unfold loads from constant memory from
Dan Gohman
2009-10-28
Mark dead physregdefs dead immediately. This helps MachineSink and
Dan Gohman
2009-10-18
Turn on post-alloc scheduling for x86.
Evan Cheng
2009-09-28
Add a CHECK line to check the position of the second divsd.
Dan Gohman
2009-09-28
Coalescer should not delete extract_subreg, insert_subreg, and subreg_to_reg of
Evan Cheng
2009-09-25
Unbreak MachineLICM for instructions that reference RIP on x86-64 too.
Dan Gohman