| Age | Commit message (Expand) | Author |
|---|---|---|
| 2012-11-02 | [mips] Fix bug in test case. Disable machine LICM to prevent instruction from | Akira Hatanaka |
| 2012-05-12 | Fix test cases. | Akira Hatanaka |
| 2012-05-11 | Do not replace operands of pseudo instructions with register $zero. | Akira Hatanaka |
| 2011-09-26 | Convert more tests over to the new atomic instructions. | Eli Friedman |
| 2011-09-09 | Drop support for Mips1 and Mips2. | Akira Hatanaka |
| 2011-07-19 | Lower memory barriers to sync instructions. | Akira Hatanaka |
| 2011-07-19 | Use the correct opcodes: SLLV/SRLV or AND must be used instead of SLL/SRL or | Akira Hatanaka |
| 2011-07-19 | Remove redundant instructions. | Akira Hatanaka |
| 2011-07-18 | Do not treat atomic.load.sub differently than other atomic binary intrinsics. | Akira Hatanaka |
| 2011-07-18 | Set mayLoad or mayStore flags for SC and LL in order to prevent LICM from | Akira Hatanaka |
| 2011-05-31 | This patch implements atomic intrinsics atomic.load.add (sub,and,or,xor, | Bruno Cardoso Lopes |
 |
index : llvm | |
| http://llvm.org | git repository hosting |
| aboutsummaryrefslogtreecommitdiff |