aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM
AgeCommit message (Expand)Author
2012-01-07Use getRegForValue() to materialize the address of ARM globals.Jakob Stoklund Olesen
2012-01-07Added a late machine instruction copy propagation pass. This catchesEvan Cheng
2012-01-07Use movw+movt in ARMFastISel::ARMMaterializeGV.Jakob Stoklund Olesen
2012-01-06Enable aligned NEON spilling by default.Jakob Stoklund Olesen
2012-01-05Reapply r146997, "Heed spill slot alignment on ARM."Jakob Stoklund Olesen
2012-01-04Fix more places which should be checking for iOS, not darwin.Evan Cheng
2012-01-03Revert r146997, "Heed spill slot alignment on ARM."Jakob Stoklund Olesen
2011-12-26Make sure DAGCombiner doesn't introduce multiple loads from the same memory l...Eli Friedman
2011-12-21Fix a couple of copy-n-paste bugs. Noticed by George Russell!Chad Rosier
2011-12-21Fix a couple of copy-n-paste bugs. Noticed by George Russell.Evan Cheng
2011-12-20Heed spill slot alignment on ARM.Jakob Stoklund Olesen
2011-12-20ARM target code clean up. Check for iOS, not Darwin where it makes sense.Evan Cheng
2011-12-20Mark ARM eh_sjlj_dispatchsetup as clobbering all registers. Radar 10567930.Bob Wilson
2011-12-19Move tests to FileCheck.Evan Cheng
2011-12-14Do not sink instruction, if it is not profitable.Devang Patel
2011-12-14- Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a functionEvan Cheng
2011-12-14Add newline at EOF.Chad Rosier
2011-12-13[fast-isel] Unaligned loads of floats are not supported. Therefore, convert ...Chad Rosier
2011-12-12Implement 'e' and 'f' modifiers for Neon inline asm. <rdar://problem/10551006>Bob Wilson
2011-12-12Manually upgrade the test suite to specify the flag to cttz and ctlz.Chandler Carruth
2011-12-11Fixed bug 9905: Failure in code selection for llvm intrinsics sqrt/exp (fix f...Stepan Dyatkovskiy
2011-12-10Revert associate SelectInsertValue test as well.Chad Rosier
2011-12-10Revert r146322 to appease buildbots. Original commit message:Chad Rosier
2011-12-10Fixed bug 9905: Failure in code selection for llvm intrinsics sqrt/exp (fix f...Stepan Dyatkovskiy
2011-12-09Splats can contain undef's; make sure to handle them correctly. PR11526.Eli Friedman
2011-12-09[fast-isel] Add support for selecting insertvalue.Chad Rosier
2011-12-08Revert r146143, "Fix bug 9905: Failure in code selection for llvm intrinsicsDaniel Dunbar
2011-12-08Fix bug 9905: Failure in code selection for llvm intrinsics sqrt/exp (fix for...Stepan Dyatkovskiy
2011-12-06[arm-fast-isel] Doublewords only require word-alignment.Chad Rosier
2011-12-06Align ARM constant pool islands via their basic block.Jakob Stoklund Olesen
2011-12-03Emit the ctors in the proper order on ARM/EABI.Anton Korobeynikov
2011-12-03[arm-fast-isel] Unaligned stores of floats require special care.Chad Rosier
2011-12-02[arm-fast-isel] After promoting a function parameter be sure to update theChad Rosier
2011-11-30Make GlobalMerge honor the preferred alignment on globals without an explicit...Eli Friedman
2011-11-29FileCheckize.Jakob Stoklund Olesen
2011-11-29If fast-isel fails, remove dead instructions generated during the failed Chad Rosier
2011-11-28DAG combine should not increase alignment of loads / stores with alignment lessEvan Cheng
2011-11-27Upgrade syntax of tests using volatile instructions to use 'load volatile' in...Chris Lattner
2011-11-17When fast iseling a GEP, accumulate the offset rather than emitting a series ofChad Rosier
2011-11-15Add vmov.f32 to materialize f32 immediate splats which cannot be handled byEvan Cheng
2011-11-14ARM VLDR/VSTR instructions don't need a size suffix.Jim Grosbach
2011-11-14Add newline to end of file. Thanks, Eli.Chad Rosier
2011-11-14Add support for inlining small memcpys.Chad Rosier
2011-11-14Fix a performance regression from r144565. Positive offsets were being loweredChad Rosier
2011-11-14Add support for Thumb load/stores with negative offsets.Chad Rosier
2011-11-14Fix early-clobber handling in shrinkToUses.Jakob Stoklund Olesen
2011-11-14Delete stale comment.Jakob Stoklund Olesen
2011-11-14Add support for ARM halfword load/stores and signed byte loads with negativeChad Rosier
2011-11-13The order in which the predicate is added differs between Thumb and ARM mode....Chad Rosier
2011-11-13Temporarily disable SelectIntrinsicCall when in ARM mode. This is causing fai...Chad Rosier