llvm - http://llvm.org

Age	Commit message (Expand)	Author
2012-12-24	Removed "static" from "__jit_debug_descriptor" because "static" adds C++ mang...	Elena Demikhovsky
2012-12-24	Some x86 instructions can load/store one of the operands to memory. On SSE, t...	Nadav Rotem
2012-12-24	LoopVectorizer: When checking for vectorizable types, also check	Nadav Rotem
2012-12-24	Change the codegen Cost Model API for shuffeles. This patch removes the API f...	Nadav Rotem
2012-12-24	Fix typo in comments	Alexey Samsonov
2012-12-24	Update the docs of the cost model.	Nadav Rotem
2012-12-24	LoopVectorizer: Fix an endless loop in the code that looks for reductions.	Nadav Rotem
2012-12-23	CostModel: Change the default target-independent implementation for finding	Nadav Rotem
2012-12-23	LoopVectorize: Fix accidentaly inverted condition.	Benjamin Kramer
2012-12-23	LoopVectorize: For scalars and void types there is no need to compute vector ...	Benjamin Kramer
2012-12-23	whitespace	Nadav Rotem
2012-12-23	Rename a function.	Nadav Rotem
2012-12-23	Loop Vectorizer: Update the cost model of scatter/gather operations and make	Nadav Rotem
2012-12-22	Remove trailing whitespace.	Craig Topper
2012-12-22	Remove trailing whitespace	Craig Topper
2012-12-22	Remove a special case that doesn't seem necessary any longer.	Jakob Stoklund Olesen
2012-12-22	Use getNumOperands() instead of Operands.size().	Jakob Stoklund Olesen
2012-12-22	X86: Turn mul of <4 x i32> into pmuludq when no SSE4.1 is available.	Benjamin Kramer
2012-12-22	X86: Emit vector sext as shuffle + sra if vpmovsx is not available.	Benjamin Kramer
2012-12-22	Change 'AttrVal' to 'AttrKind' to better reflect that it's a kind of attribut...	Bill Wendling
2012-12-22	Don't call back() on an empty SmallVector. Found by -fsanitize=enum!	Richard Smith
2012-12-21	In some cases, due to scheduling constraints we copy the EFLAGS.	Nadav Rotem
2012-12-21	[mips] Refactor subword-swap, EXT/INS, load-effective-address and read-hardware	Akira Hatanaka
2012-12-21	[mips] Refactor SYNC and multiply/divide instructions.	Akira Hatanaka
2012-12-21	[mips] Refactor BAL instructions.	Akira Hatanaka
2012-12-21	[mips] Fix encoding of BAL instruction. Also, fix assembler test case which	Akira Hatanaka
2012-12-21	[mips] Refactor jump, jump register, jump-and-link and nop instructions.	Akira Hatanaka
2012-12-21	[mips] Refactor load/store left/right and load-link and store-conditional	Akira Hatanaka
2012-12-21	[mips] Refactor load/store instructions.	Akira Hatanaka
2012-12-21	[mips] Remove unnecessary isPseudo parameter.	Akira Hatanaka
2012-12-21	[mips] Refactor LUI instruction.	Akira Hatanaka
2012-12-21	[mips] Refactor count leading zero or one instructions.	Akira Hatanaka
2012-12-21	[mips] Refactor sign-extension-in-register instructions.	Akira Hatanaka
2012-12-21	[mips] Refactor instructions which copy from and to HI/LO registers.	Akira Hatanaka
2012-12-21	[mips] Refactor logical NOR instructions.	Akira Hatanaka
2012-12-21	[mips] Move instruction definitions in MipsInstrInfo.td.	Akira Hatanaka
2012-12-21	R600: Coding style - remove empty spaces from the beginning of functions	Tom Stellard
2012-12-21	R600: Fix MAX_UINT definition	Tom Stellard
2012-12-21	R600: Add SHADOWCUBE to TEX_SHADOW pattern	Tom Stellard
2012-12-21	Cleanup compiler warnings on discarding type qualifiers in casts. Switch to C...	Benjamin Kramer
2012-12-21	X86: Match pmin/pmax as a target specific dag combine. This occurs during vec...	Benjamin Kramer
2012-12-21	Remove duplicate includes.	Roman Divacky
2012-12-21	R600: Expand vec4 INT <-> FP conversions	Tom Stellard
2012-12-21	X86: Match the SSE/AVX min/max vector ops using a custom node instead of intr...	Benjamin Kramer
2012-12-21	[msan] Remove unreachable blocks before instrumenting a function.	Evgeniy Stepanov
2012-12-21	Add a missing "virtual" keyword.	Nadav Rotem
2012-12-21	Enable if-conversion.	Nadav Rotem
2012-12-21	Add ARM cortex-r5 subtarget.	Quentin Colombet
2012-12-21	Don't skip __DWARF,	Rafael Espindola
2012-12-21	Add a function to get the segment name of a section.	Rafael Espindola