index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
Age
Commit message (
Expand
)
Author
2011-10-27
ARM isel for vld1, opcode selection for register stride post-index pseudos.
Jim Grosbach
2011-10-27
Avoid partial CPSR dependency from loop backedges. rdar://10357570
Evan Cheng
2011-10-27
Change the sysexit mnemonic (and sysexitl) to never have the REX.W prefix and
Kevin Enderby
2011-10-27
Thumb2 t2LDMDB[_UPD] assembly parsing to recognize .w suffix.
Jim Grosbach
2011-10-27
Thumb2 t2MVNi assembly parsing to recognize ".w" suffix.
Jim Grosbach
2011-10-27
A branch predicated on a constant can just FastEmit an unconditional branch.
Chad Rosier
2011-10-26
Rename NonScalarIntSafe to something more appropriate.
Lang Hames
2011-10-26
Add a TODO comment. FastISel works by parsing each basic block from the bottom
Chad Rosier
2011-10-26
Factor a little more code into EmitCmp, which should have been done in the first
Chad Rosier
2011-10-26
Use EmitCmp in SelectBranch. No functional change intended.
Chad Rosier
2011-10-26
Factor out an EmitCmp function that can be used by both SelectCmp and
Chad Rosier
2011-10-26
Thumb2 ldr pc-relative encoding fixes.
Jim Grosbach
2011-10-26
Fixes an issue reported by -verify-machineinstrs.
Rafael Espindola
2011-10-26
ARM parse parenthesized expressions for label references.
Jim Grosbach
2011-10-26
This commit introduces two fake instructions MORESTACK_RET and
Rafael Espindola
2011-10-26
Make sure short memsets on ARM lower to stores, even when optimizing for size.
Lang Hames
2011-10-26
Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.
Jim Grosbach
2011-10-26
Revert r142530 at least temporarily while a discussion is had on llvm-commits...
James Molloy
2011-10-26
Use a worklist to prevent the iterator from becoming invalidated because of t...
Bill Wendling
2011-10-26
Revert part of r142530. The patch potentially hurts performance especially
Evan Cheng
2011-10-25
Corrects previously incorrect $sp change in MipsCompilationCallback.
Bruno Cardoso Lopes
2011-10-25
ARM assembly parsing and encoding for VLD1 with writeback.
Jim Grosbach
2011-10-25
Remove the Blackfin backend.
Dan Gohman
2011-10-24
Remove the SystemZ backend.
Dan Gohman
2011-10-24
Nuke dead code. Nothing generates the VLD1d64QPseudo_UPD instruction.
Jim Grosbach
2011-10-24
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
Don't crash on variable insertelement on ARM. PR10258.
Eli Friedman
2011-10-24
ARMConstantPoolMBB::print should print BB number.
Evan Cheng
2011-10-24
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
ARM refactor am6offset usage for VLD1.
Jim Grosbach
2011-10-24
Add support to the old JIT for acquire/release loads and stores on x86. PR11...
Eli Friedman
2011-10-24
Fix a NEON disassembly case that was broken in the recent refactorings. As m...
Owen Anderson
2011-10-24
Change this overloaded use of Sched::Latency to be an overloaded
Dan Gohman
2011-10-24
Remove the explicit request for "Latency" scheduling from MSP430,
Dan Gohman
2011-10-24
Thumb2 LDM instructions can target PC. Make sure to encode it.
Jim Grosbach
2011-10-23
Add X86 SARX, SHRX, and SHLX instructions.
Craig Topper
2011-10-23
Add X86 RORX instruction
Craig Topper
2011-10-23
Add X86 MULX instruction for disassembler.
Craig Topper
2011-10-22
Remove some duplicate specifying of neverHasSideEffects and mayLoad from X86 ...
Craig Topper
2011-10-22
Move various generated tables into read-only memory, fixing up const correctn...
Benjamin Kramer
2011-10-22
Fix pr11193.
Nadav Rotem
2011-10-22
The different flavors of ARM have different valid subsets of registers. Check
Bill Wendling
2011-10-21
Assembly parsing for 4-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
Don't automatically set the "fc" bits on MSR instructions if the user didn't ...
Owen Anderson
2011-10-21
Nuke an #if0 that got accidentally left in.
Jim Grosbach
2011-10-21
whitespace.
Jim Grosbach
[prev]
[next]