index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
Age
Commit message (
Expand
)
Author
2012-06-07
X86: optimize generated code for integer ABS
Manman Ren
2012-06-07
Do not optimize the used bits of the x86 vselect condition operand, when the ...
Nadav Rotem
2012-06-07
Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.
Andrew Trick
2012-06-07
ARM getOperandLatency rewrite.
Andrew Trick
2012-06-07
ARM getOperandLatency should return -1 for unknown, consistent with API
Andrew Trick
2012-06-07
Fix ARM getInstrLatency logic to work with the current API.
Andrew Trick
2012-06-07
PR13046: we can't replace usage of SUB with CMP in the lowering phase.
Manman Ren
2012-06-07
Use a base register instead of an index register with the local dynamic model.
Rafael Espindola
2012-06-07
X86: replace SUB with CMP if possible
Manman Ren
2012-06-06
Revert r157755.
Manman Ren
2012-06-06
Round 2 of dead private variable removal.
Benjamin Kramer
2012-06-06
Remove unused private fields found by clang's new -Wunused-private-field.
Benjamin Kramer
2012-06-06
Add support for dynamic stack realignment in the presence of dynamic allocas on
Chad Rosier
2012-06-06
Correct decoder for T1 conditional B encoding
Richard Barton
2012-06-06
Mark several instructions SSE2 instead of SSE3 as they should be.
Craig Topper
2012-06-05
misched: API for minimum vs. expected latency.
Andrew Trick
2012-06-05
Fix header file include order in NVPTX backend NV_CONTRIB
Yuan Lin
2012-06-05
PPC32 uses R2 as the TLS register. Fix the copy and paste.
Roman Divacky
2012-06-05
X86 itinerary properties.
Andrew Trick
2012-06-05
ARM itinerary properties.
Andrew Trick
2012-06-05
misched: Added MultiIssueItineraries.
Andrew Trick
2012-06-05
whitespace
Andrew Trick
2012-06-05
Revert commit r157966
Joel Jones
2012-06-04
This change handles a another case for generating the bic instruction
Joel Jones
2012-06-04
Fix a bug in MipsTargetLowering::LowerLOAD. A shift-right-logical node is
Akira Hatanaka
2012-06-04
Implement local-exec TLS on PowerPC.
Roman Divacky
2012-06-04
MIPS TLS: use the model selected by TargetMachine::getTLSModel().
Hans Wennborg
2012-06-04
Better comments for TLS-related X86 MachineOperand flags.
Hans Wennborg
2012-06-04
Add intrinsic forms for FMA instructions to opcode folding tables.
Craig Topper
2012-06-04
Add VFMADDSUB and VFMSUBADD FMA instructions to folding tables. Also add 213 ...
Craig Topper
2012-06-04
Fix a copy-and-paste duplication error in the PPC 440 and A2 schedules (no fu...
Hal Finkel
2012-06-04
Enable generating PPC pre-increment (r+imm) instructions by default.
Hal Finkel
2012-06-03
Rename FMA3 feature flag to just FMA to match gcc so it can be added to clang.
Craig Topper
2012-06-03
Rename fma4 intrinsics to just fma since they are now used for both FMA4 and ...
Craig Topper
2012-06-03
Revert r157831
Manman Ren
2012-06-03
Use sse_load_f32/64 for scalar FMA3 intrinsic patterns instead of 128-bit loa...
Craig Topper
2012-06-03
Add neverHasSideEffects and mayLoad to FMA3 instructions.
Craig Topper
2012-06-02
Fix typos found by http://github.com/lyda/misspell-check
Benjamin Kramer
2012-06-02
remove an unused variable.
Chris Lattner
2012-06-02
Remove code which is no longer needed in MipsAsmPrinter and MipsMCInstLower.
Akira Hatanaka
2012-06-02
Set operation actions for load/store nodes in the Mips backend.
Akira Hatanaka
2012-06-02
Add definitions of 32/64-bit unaligned load/store instructions for Mips.
Akira Hatanaka
2012-06-02
Define functions MipsTargetLowering::LowerLOAD and LowerSTORE which
Akira Hatanaka
2012-06-02
Define Mips specific unaligned load/store nodes.
Akira Hatanaka
2012-06-02
Expand unaligned i16 loads/stores for the Mips backend.
Akira Hatanaka
2012-06-02
In MipsMCInstLower::LowerSymbolOperand, get offset from symbol if
Akira Hatanaka
2012-06-01
Switch all register list clients to the new MC*Iterator interface.
Jakob Stoklund Olesen
2012-06-01
[arm-fast-isel] Fix handling of the frameaddress intrinsic. If depth is 0
Chad Rosier
2012-06-01
Switch some getAliasSet clients to MCRegAliasIterator.
Jakob Stoklund Olesen
2012-06-01
X86: peephole optimization to remove cmp instruction
Manman Ren
[prev]
[next]