aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2012-12-06[arm fast-isel] Make the fast-isel implementation of memcpy respect alignment.Chad Rosier
2012-12-06Let targets provide hooks that compute known zero and ones for any_extendEvan Cheng
2012-12-05Define new-value store instructions with base+immediate addressing modeJyotsna Verma
2012-12-05Cost Model: change the default cost of control flow instructions (br / ret / ...Nadav Rotem
2012-12-05Correct ARM NOP encodingDavid Sehr
2012-12-05[NVPTX] Fix crash with unnamed struct argumentsJustin Holewinski
2012-12-05Use multiclass to define store instructions with base+immediate offsetJyotsna Verma
2012-12-05Fix misplaced closing brace.Matthew Curtis
2012-12-05Added a option to the disassembler to print immediates as hex.Kevin Enderby
2012-12-05Simplified BLEND pattern matching for shuffles.Elena Demikhovsky
2012-12-05Add x86 isel lowering logic to form bit test with inverted condition. e.g.Evan Cheng
2012-12-04Appease GCC's -Wparentheses.Matt Beaumont-Gay
2012-12-04ARM custom lower ctpop for vector types. Patch by Pete Couperus.Evan Cheng
2012-12-04Define store instructions with base+register offset addressing modeJyotsna Verma
2012-12-04Make NaCl naming consistent. The triple OSType is called NaCl and is representedEli Bendersky
2012-12-04Add patterns to define 'combine', 'tstbit', 'ct0/cl0' (count trailing/leading...Jyotsna Verma
2012-12-04Add constant extender support to ALU32 instructions for V2.Jyotsna Verma
2012-12-04This patch introduces initial-exec model support for thread-local storageBill Schmidt
2012-12-04Sort includes for all of the .h files under the 'lib' tree. These wereChandler Carruth
2012-12-04Move all operand definitions into HexagonOperands.tdJyotsna Verma
2012-12-04Move generic Hexagon subtarget information into Hexagon.tdJyotsna Verma
2012-12-04Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.Jakob Stoklund Olesen
2012-12-03Classic JIT is still being supported by MIPS, along with MCJIT.Akira Hatanaka
2012-12-03Functions in MipsCodeEmitter.cpp that expand unaligned loads/stores are deadAkira Hatanaka
2012-12-03Implement ARMBaseRegisterInfo::getRegAllocationHints().Jakob Stoklund Olesen
2012-12-03Define store instructions with base+immediate offset addressing modeJyotsna Verma
2012-12-03Define load instructions with base+immediate offset addressing modeJyotsna Verma
2012-12-03Define unsigned const-ext predicates.Jyotsna Verma
2012-12-03Removing unnecessary 'else' statement from the predicates defined in HexagonO...Jyotsna Verma
2012-12-03Use the new script to sort the includes of every file under lib.Chandler Carruth
2012-12-03Define signed const-ext predicates.Jyotsna Verma
2012-11-30Codegen failure for vmull with small vectorsSebastian Pop
2012-11-30Use multiclass for the load instructions with MEMri operand.Jyotsna Verma
2012-11-30This patch fixes the Altivec addend construction for the fused multiply-addAdhemerval Zanella
2012-11-30Switch LLVM_USE_RVALUE_REFERENCES to LLVM_HAS_RVALUE_REFERENCES.Chandler Carruth
2012-11-30Use multiclass for the store instructions with MEMri operand.Jyotsna Verma
2012-11-30Use multiclass for the load instructions with 'base + register offset'Jyotsna Verma
2012-11-29Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby
2012-11-29Add cortex-a5 subtarget to the supported ARM architecturesQuentin Colombet
2012-11-29rdar://12100355 (part 1)Shuxin Yang
2012-11-29Use multiclass for 'transfer' instructions.Jyotsna Verma
2012-11-29Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga
2012-11-29Allow targets to prefer TypeSplitVector over TypePromoteInteger when computin...Justin Holewinski
2012-11-29I changed hasAVX() to hasFp256() and hasAVX2() to hasInt256() in X86IselLower...Elena Demikhovsky
2012-11-28Define signed const-ext immediate operands and their predicates.Jyotsna Verma
2012-11-28ARM: Implement CanLowerReturn so large vectors get expanded into sret.Benjamin Kramer
2012-11-28Fix initial frame state on powerpc64.Ulrich Weigand
2012-11-28Remove all references to TargetInstrInfoImpl.Jakob Stoklund Olesen
2012-11-28Move Target{Instr,Register}Info.cpp into lib/CodeGen.Jakob Stoklund Olesen
2012-11-27This patch makes medium code model the default for 64-bit PowerPC ELF.Bill Schmidt