index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
Age
Commit message (
Expand
)
Author
2012-12-06
[arm fast-isel] Make the fast-isel implementation of memcpy respect alignment.
Chad Rosier
2012-12-06
Let targets provide hooks that compute known zero and ones for any_extend
Evan Cheng
2012-12-05
Define new-value store instructions with base+immediate addressing mode
Jyotsna Verma
2012-12-05
Cost Model: change the default cost of control flow instructions (br / ret / ...
Nadav Rotem
2012-12-05
Correct ARM NOP encoding
David Sehr
2012-12-05
[NVPTX] Fix crash with unnamed struct arguments
Justin Holewinski
2012-12-05
Use multiclass to define store instructions with base+immediate offset
Jyotsna Verma
2012-12-05
Fix misplaced closing brace.
Matthew Curtis
2012-12-05
Added a option to the disassembler to print immediates as hex.
Kevin Enderby
2012-12-05
Simplified BLEND pattern matching for shuffles.
Elena Demikhovsky
2012-12-05
Add x86 isel lowering logic to form bit test with inverted condition. e.g.
Evan Cheng
2012-12-04
Appease GCC's -Wparentheses.
Matt Beaumont-Gay
2012-12-04
ARM custom lower ctpop for vector types. Patch by Pete Couperus.
Evan Cheng
2012-12-04
Define store instructions with base+register offset addressing mode
Jyotsna Verma
2012-12-04
Make NaCl naming consistent. The triple OSType is called NaCl and is represented
Eli Bendersky
2012-12-04
Add patterns to define 'combine', 'tstbit', 'ct0/cl0' (count trailing/leading...
Jyotsna Verma
2012-12-04
Add constant extender support to ALU32 instructions for V2.
Jyotsna Verma
2012-12-04
This patch introduces initial-exec model support for thread-local storage
Bill Schmidt
2012-12-04
Sort includes for all of the .h files under the 'lib' tree. These were
Chandler Carruth
2012-12-04
Move all operand definitions into HexagonOperands.td
Jyotsna Verma
2012-12-04
Move generic Hexagon subtarget information into Hexagon.td
Jyotsna Verma
2012-12-04
Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.
Jakob Stoklund Olesen
2012-12-03
Classic JIT is still being supported by MIPS, along with MCJIT.
Akira Hatanaka
2012-12-03
Functions in MipsCodeEmitter.cpp that expand unaligned loads/stores are dead
Akira Hatanaka
2012-12-03
Implement ARMBaseRegisterInfo::getRegAllocationHints().
Jakob Stoklund Olesen
2012-12-03
Define store instructions with base+immediate offset addressing mode
Jyotsna Verma
2012-12-03
Define load instructions with base+immediate offset addressing mode
Jyotsna Verma
2012-12-03
Define unsigned const-ext predicates.
Jyotsna Verma
2012-12-03
Removing unnecessary 'else' statement from the predicates defined in HexagonO...
Jyotsna Verma
2012-12-03
Use the new script to sort the includes of every file under lib.
Chandler Carruth
2012-12-03
Define signed const-ext predicates.
Jyotsna Verma
2012-11-30
Codegen failure for vmull with small vectors
Sebastian Pop
2012-11-30
Use multiclass for the load instructions with MEMri operand.
Jyotsna Verma
2012-11-30
This patch fixes the Altivec addend construction for the fused multiply-add
Adhemerval Zanella
2012-11-30
Switch LLVM_USE_RVALUE_REFERENCES to LLVM_HAS_RVALUE_REFERENCES.
Chandler Carruth
2012-11-30
Use multiclass for the store instructions with MEMri operand.
Jyotsna Verma
2012-11-30
Use multiclass for the load instructions with 'base + register offset'
Jyotsna Verma
2012-11-29
Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInst
Kevin Enderby
2012-11-29
Add cortex-a5 subtarget to the supported ARM architectures
Quentin Colombet
2012-11-29
rdar://12100355 (part 1)
Shuxin Yang
2012-11-29
Use multiclass for 'transfer' instructions.
Jyotsna Verma
2012-11-29
Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.
Silviu Baranga
2012-11-29
Allow targets to prefer TypeSplitVector over TypePromoteInteger when computin...
Justin Holewinski
2012-11-29
I changed hasAVX() to hasFp256() and hasAVX2() to hasInt256() in X86IselLower...
Elena Demikhovsky
2012-11-28
Define signed const-ext immediate operands and their predicates.
Jyotsna Verma
2012-11-28
ARM: Implement CanLowerReturn so large vectors get expanded into sret.
Benjamin Kramer
2012-11-28
Fix initial frame state on powerpc64.
Ulrich Weigand
2012-11-28
Remove all references to TargetInstrInfoImpl.
Jakob Stoklund Olesen
2012-11-28
Move Target{Instr,Register}Info.cpp into lib/CodeGen.
Jakob Stoklund Olesen
2012-11-27
This patch makes medium code model the default for 64-bit PowerPC ELF.
Bill Schmidt
[prev]
[next]