aboutsummaryrefslogtreecommitdiff
path: root/lib/Target
AgeCommit message (Expand)Author
2009-12-14add ldrexd/strexd instructionsJim Grosbach
2009-12-14Whitespace changes, comment clarification. No functional changes.Bill Wendling
2009-12-14atomic binary operations up to 32-bits wide.Jim Grosbach
2009-12-13Do not allow uninitialize access during debug printingAnton Korobeynikov
2009-12-12More info on this transformation.Eli Friedman
2009-12-12Remove some stuff that's already implemented. Also, remove the note aboutEli Friedman
2009-12-12Disable r91104 for x86. It causes partial register stall which pessimize code...Evan Cheng
2009-12-12Implement variable-width shifts.Anton Korobeynikov
2009-12-12Add comment about potential partial register stall.Evan Cheng
2009-12-12Fix an obvious bug. No test case since LEA16r is not being used.Evan Cheng
2009-12-12Framework for atomic binary operations. The emitter for the pseudo instructionsJim Grosbach
2009-12-11Lower setcc branchless, if this is profitable.Anton Korobeynikov
2009-12-11Implement vector widening, splitting, and scalarizing for SIGN_EXTEND_INREG.Dan Gohman
2009-12-11memory barrier instructions by definition have side effects. This prevents th...Jim Grosbach
2009-12-11Honour setHasCalls() set from isel.Anton Korobeynikov
2009-12-11Store Register Exclusive should leave the source register Inst{3-0} unspecified.Johnny Chen
2009-12-11Update properties.Jim Grosbach
2009-12-11Add support to 3-addressify 16-bit instructions.Evan Cheng
2009-12-11Rough first pass at compare_and_swap atomic builtins for ARM mode. Work in pr...Jim Grosbach
2009-12-10Add instruction encoding for DMB/DSBJim Grosbach
2009-12-10Add memory barrier intrinsic support for ARM. Moving towards adding the atomi...Jim Grosbach
2009-12-09Optimize splat of a scalar load into a shuffle of a vector load when it's leg...Evan Cheng
2009-12-09Teach InferPtrAlignment to infer GV+cst alignment and use it to simplify x86 ...Evan Cheng
2009-12-09Move isConsecutiveLoad to SelectionDAG. It's not target dependent and it's pr...Evan Cheng
2009-12-08- Support inline asm 'w' constraint for 128-bit vector types.Evan Cheng
2009-12-08Reduce (cmp 0, and_su (foo, bar)) into (bit foo, bar). This saves extra instr...Anton Korobeynikov
2009-12-07Don't enable the post-RA scheduler on x86 except at -O3. In itsDan Gohman
2009-12-07Some pretty-printingAnton Korobeynikov
2009-12-07Add lowering of returnaddr and frameaddr intrinsics. Shamelessly stolen from ...Anton Korobeynikov
2009-12-07Initial codegen support for MSP430 ISRsAnton Korobeynikov
2009-12-07Add ability to select hw multiplier mode and select appropriate libcalls.Anton Korobeynikov
2009-12-06Dynamic stack realignment use of sp register as source/dest registerAnton Korobeynikov
2009-12-05Calling InvalidateEntry during the refinement was breaking the bootstrap.Bill Wendling
2009-12-05Final cleanups:Bill Wendling
2009-12-05Inline methods which are called only once.Bill Wendling
2009-12-05Refactor some code. No functionality change.Bill Wendling
2009-12-05Remove the target hook TargetInstrInfo::BlockHasNoFallThrough in favor ofDan Gohman
2009-12-04Remove an unneeded include.David Greene
2009-12-04Have hasLoad/StoreFrom/ToStackSlot return the relevant MachineMemOperand.David Greene
2009-12-04Some code cleanup. No functionality change.Bill Wendling
2009-12-03remove out of date FIXME.Jim Grosbach
2009-12-03expand note.Chris Lattner
2009-12-03add a noteChris Lattner
2009-12-03fix a build problem with VC++, PR5664, patch by Alp Toker!Chris Lattner
2009-12-03Recognize canonical forms of vector shuffles where the same vector is used forBob Wilson
2009-12-03Revert r90371. It was causing build failures.Bill Wendling
2009-12-03Further improvements: refactoring code that does the same thing into oneBill Wendling
2009-12-03yay for case insensitive file systems (?)Chris Lattner
2009-12-03remove some dead std::ostream using code.Chris Lattner
2009-12-03improve portability to avoid conflicting with std::next in c++'0x.Chris Lattner