index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86InstrCompiler.td
Age
Commit message (
Expand
)
Author
2013-03-25
Annotate X86InstrCompiler.td with SchedRW lists.
Jakob Stoklund Olesen
2013-03-19
Annotate X86InstrCompiler.td with SchedRW lists.
Jakob Stoklund Olesen
2013-03-19
Remove an invalid and unnecessary Pat pattern from the X86 backend:
Ulrich Weigand
2013-02-23
X86: Disable cmov-memory patterns on subtargets without cmov.
Benjamin Kramer
2013-01-22
Fix an issue of pseudo atomic instruction DAG schedule
Michael Liao
2013-01-07
Remove # from the beginning and end of def names.
Craig Topper
2012-12-26
Add hasSideEffects=0 to some atomic instructions.
Craig Topper
2012-10-15
Add __builtin_setjmp/_longjmp supprt in X86 backend
Michael Liao
2012-10-07
X86: fcmov doesn't handle all possible EFLAGS, fall back to a branch for the ...
Benjamin Kramer
2012-10-05
Remove some encoding bits I forgot to remove from SETB_C16r and SETB_C64r in ...
Craig Topper
2012-10-05
Move expansion of SETB_C(8/16/32/64)r from MCInstLower to ExpandPostRAPseudos...
Craig Topper
2012-09-26
Add 'lock' prefix output support in assembly printer
Michael Liao
2012-09-22
Fix 16-bit atomic inst encoding and keep pseudo-inst starting with '#'
Michael Liao
2012-09-22
Fix typo in r164357
Michael Liao
2012-09-21
Fix a typo in r164357
Michael Liao
2012-09-21
Revise td of X86 atomic instructions
Michael Liao
2012-09-20
Re-work X86 code generation of atomic ops with spin-loop
Michael Liao
2012-09-13
Fix the TCRETURNmi64 bug differently.
Jakob Stoklund Olesen
2012-09-13
Revert r163761 "Don't fold indexed loads into TCRETURNmi64."
Jakob Stoklund Olesen
2012-09-13
Don't fold indexed loads into TCRETURNmi64.
Jakob Stoklund Olesen
2012-06-01
Implement the local-dynamic TLS model for x86 (PR3985)
Hans Wennborg
2012-05-09
Use ptr_rc_tailcall instead of GR32_TC.
Jakob Stoklund Olesen
2012-05-07
X86: optimization for -(x != 0)
Manman Ren
2012-04-04
Always compute all the bits in ComputeMaskedBits.
Rafael Espindola
2012-03-29
Make x86 REP_MOV* and REP_STO instructions use the correct operand sizes in 6...
Lang Hames
2012-03-19
This patch adds X86 instruction itineraries for non-pseudo opcodes in
Preston Gurd
2012-02-24
Add WIN_FTOL_* psudo-instructions to model the unique calling convention
Michael J. Spencer
2012-02-16
Use the same CALL instructions for Windows as for everything else.
Jakob Stoklund Olesen
2012-01-16
Make sure the non-SSE lowering for fences correctly clobbers EFLAGS. PR11768.
Eli Friedman
2012-01-16
Get rid of unused codegen-only instruction.
Eli Friedman
2012-01-12
X86: Generalize the x << (y & const) optimization to also catch masks with mo...
Benjamin Kramer
2011-12-24
Switch the lowering of CTLZ_ZERO_UNDEF from a .td pattern back to the
Chandler Carruth
2011-12-20
Begin teaching the X86 target how to efficiently codegen patterns that
Chandler Carruth
2011-10-26
Fixes an issue reported by -verify-machineinstrs.
Rafael Espindola
2011-10-26
This commit introduces two fake instructions MORESTACK_RET and
Rafael Espindola
2011-09-13
Fix the assembler strings for a couple of atomic instructions. Doesn't reall...
Eli Friedman
2011-09-07
Fix atomic load and store on x86 to pass -verify-machineinstrs (and possibly ...
Eli Friedman
2011-09-02
Pseudo CMOV instructions don't clobber EFLAGS.
Jakob Stoklund Olesen
2011-08-30
Adds a SelectionDAG node X86SegAlloca which will be custom lowered
Rafael Espindola
2011-08-26
Add support for generating CMPXCHG16B on x86-64 for the cmpxchg IR instruction.
Eli Friedman
2011-08-24
Basic x86 code generation for atomic load and store instructions.
Eli Friedman
2011-08-09
Add 256-bit support for v8i32, v4i64 and v4f64 ISD::SELECT. Fix PR10556
Bruno Cardoso Lopes
2011-08-09
Fix a couple ridiculous copy-paste errors. rdar://9914773 .
Eli Friedman
2011-07-27
X86ISD::MEMBARRIER does not require SSE2; it doesn't actually generate any co...
Eli Friedman
2011-06-16
Add a comment describing why transforming (shl x, 1) to (add x, x) is to be
Dan Gohman
2011-05-21
X86: smulo -> add is now done target-independently in DAGCombiner, remove the...
Benjamin Kramer
2011-05-20
Re-commit 131641 with fixes; de-pseudoize MOVSX16rr8 and friends.
Stuart Hastings
2011-05-19
Reverting 131641 to investigate 'bot complaint.
Stuart Hastings
2011-05-19
Revise MOVSX16rr8/MOVZX16rr8 (and rm variants) to no longer be
Stuart Hastings
2011-05-17
Support XOR and AND optimization with no return value.
Eric Christopher
[next]