index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
X86
/
X86.td
Age
Commit message (
Expand
)
Author
2013-03-28
Add support of RDSEED defined in AVX2 extension
Michael Liao
2013-03-28
Add the Haswell machine model.
Nadav Rotem
2013-03-27
For the current Atom processor, the fastest way to handle a call
Preston Gurd
2013-03-26
Add HLE target feature
Michael Liao
2013-03-26
Enable SandyBridgeModel for all modern Intel P6 descendants.
Jakob Stoklund Olesen
2013-03-26
Add PREFETCHW codegen support
Michael Liao
2013-02-14
added basic support for Intel ADX instructions
Kay Tiong Khoo
2013-01-08
Pad Short Functions for Intel Atom
Preston Gurd
2013-01-05
Revert revision 171524. Original message:
Nadav Rotem
2013-01-04
The current Intel Atom microarchitecture has a feature whereby when a function
Preston Gurd
2012-12-15
Make '-mtune=x86_64' assume fast unaligned memory accesses.
Chandler Carruth
2012-12-10
Revert "Make '-mtune=x86_64' assume fast unaligned memory accesses."
Chandler Carruth
2012-12-10
Make '-mtune=x86_64' assume fast unaligned memory accesses.
Chandler Carruth
2012-12-10
Address a FIXME and update the fast unaligned memory feature for newer
Chandler Carruth
2012-11-08
Add support of RTM from TSX extension
Michael Liao
2012-10-25
Atom has SIMD instruction set extension up to SSSE3
Michael Liao
2012-10-03
Fix 80-column violation
Craig Topper
2012-09-12
Add support for AMD Geode.
Roman Divacky
2012-09-04
Generic Bypass Slow Div
Preston Gurd
2012-08-16
Patch to enable FMA on bdver2 target. Make XOP feature enable FMA4 as well.
Anitha Boyapati
2012-08-16
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162010 91177308-0d34...
Anitha Boyapati
2012-07-07
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick
2012-06-03
Rename FMA3 feature flag to just FMA to match gcc so it can be added to clang.
Craig Topper
2012-05-31
X86: Rename the CLMUL target feature to PCLMUL.
Benjamin Kramer
2012-05-01
Make XOP and FMA4 require SSE4A to match GCC behavior. Use this to simplify B...
Craig Topper
2012-05-01
Make XOP imply AVX as its needed to legalize the registers types.
Craig Topper
2012-05-01
Make CLMUL and AES imply SSE2 since its needed to legalize the type.
Craig Topper
2012-05-01
Enable AVX and FMA4 for AMD Bulldozer processors.
Craig Topper
2012-04-26
Enable detection of AVX and AVX2 support through CPUID. Add AVX/AVX2 to corei...
Craig Topper
2012-02-18
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...
Jia Liu
2012-02-07
Use LEA to adjust stack ptr for Atom. Patch by Andy Zhang.
Evan Cheng
2012-02-01
Instruction scheduling itinerary for Intel Atom.
Andrew Trick
2012-01-12
Rename X86ATTAsmParser -> X86AsmParser
Devang Patel
2012-01-10
Add definition for intel asm variant.
Devang Patel
2012-01-10
Add definitions for AMD's bobcat (aka btver1)
Benjamin Kramer
2012-01-09
Split AsmParser into two components - AsmParser and AsmParserVariant
Devang Patel
2012-01-09
Remove AVX hack in X86Subtarget. AVX/AVX2 are now treated as an SSE level. Pr...
Craig Topper
2011-12-30
Make FMA4 imply AVX so that YMM registers would be available. Necessitates re...
Craig Topper
2011-12-29
Make FMA3 imply AVX needs to be enabled. Particularly because 256-bit types a...
Craig Topper
2011-12-29
Add FeaturePOPCNT to all CPU types that lost it was removed from SSE42/SSE4A ...
Craig Topper
2011-12-29
Make SSE42 and SSE4A not imply POPCNT. POPCNT should be able to be disabled o...
Craig Topper
2011-12-02
Add XOP feature flag.
Jan Sjödin
2011-11-30
X86: Turns out bulldozer also supports sse42 and lzcnt.
Benjamin Kramer
2011-11-30
X86: Add subtargets for AMD's bulldozer.
Benjamin Kramer
2011-10-30
Add intrinsics and feature flag for read/write FS/GS base instructions. Also ...
Craig Topper
2011-10-18
Remove NaClMode
David Meyer
2011-10-16
Add X86 BZHI instruction as well as BMI2 feature detection.
Craig Topper
2011-10-14
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 pro...
Craig Topper
2011-10-13
Revert r141854 because it was causing failures:
Bill Wendling
2011-10-13
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 pro...
Craig Topper
[next]