aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM
AgeCommit message (Expand)Author
2010-08-17fix emacs language spec's, patch by Edmund Grimley-Evans!Chris Lattner
2010-08-17Allow more cases of undef shuffle indices and add tests for them.Bob Wilson
2010-08-17Copy over some overridden MI wrappers for ARM fast-isel. This is whereEric Christopher
2010-08-17Make arm fast-isel possible to enable via command line.Eric Christopher
2010-08-16Ignore undef shuffle indices when checking for a VTRN shuffle. Radar 8290937.Bob Wilson
2010-08-16Generalize a pattern for PKHTB: an SRL of 16-31 bits will guaranteeBob Wilson
2010-08-16Rename sat_shift operand to shift_imm, in preparation for using it for otherBob Wilson
2010-08-16Remove unused code.Bob Wilson
2010-08-14T2I_rbin_irs rr variant is for disassembly only, so don't provide a pattern.Bob Wilson
2010-08-13Add a Thumb2 t2RSBrr instruction for disassembly only.Bob Wilson
2010-08-13Temporarily disable tail calls on ARM to work around some linker problems.Bob Wilson
2010-08-13Move the Thumb2 SSAT and USAT optional shift operator out of theBob Wilson
2010-08-13Refactor the code for disassembling Thumb2 saturate instructions along theBob Wilson
2010-08-12Cleaned up the for-disassembly-only entries in the arm instruction table so thatJohnny Chen
2010-08-12Make sure ARM constant island pass does not break up an IT block. If the spli...Evan Cheng
2010-08-12The autogened decoder was confusing the ARM STRBT for ARM USAT, because the .tdJohnny Chen
2010-08-12MC/AsmParser: Push the burdon of emitting diagnostics about unmatchedDaniel Dunbar
2010-08-12tblgen/AsmMatcher: Always emit the match function as 'MatchInstructionImpl',Daniel Dunbar
2010-08-11Changed the format of DMBsy, DSBsy, and friends from Pseudo to MiscFrm.Johnny Chen
2010-08-11Move the ARM SSAT and USAT optional shift amount operand out of theBob Wilson
2010-08-11cortex m4 has floating point support, but only single precision.Jim Grosbach
2010-08-11Consider this code snippet:Bill Wendling
2010-08-11Report error if codegen tries to instantiate a ARM target when the cpu does s...Evan Cheng
2010-08-11ArchV7M implies HW division instructions.Evan Cheng
2010-08-11ArchV6T2, V7A, and V7M implies Thumb2; Archv7A implies NEON.Evan Cheng
2010-08-11Add ARM Archv6M and let it implies FeatureDB (having dmb, etc.)Evan Cheng
2010-08-11MC/ARM: Add basic support for handling predication by parsing it out of the m...Daniel Dunbar
2010-08-11MC/ARM: Split mnemonic on '.' characters.Daniel Dunbar
2010-08-11MC/ARM: Fill in ARMOperand::dump a bit.Daniel Dunbar
2010-08-11MCAsmParser: Add dump() hook to MCParsedAsmOperand.Daniel Dunbar
2010-08-11MC/ARM: Add an ARMOperand class for condition codes.Daniel Dunbar
2010-08-11Really control isel of barrier instructions with cpu feature.Evan Cheng
2010-08-11Add Cortex-M0 support. It's a ARMv6m device (no ARM mode) with some 32-bitEvan Cheng
2010-08-11- Add subtarget feature -mattr=+db which determine whether an ARM cpu has theEvan Cheng
2010-08-11MC/ARM: Switch to using the generated match functions instead of stub impleme...Daniel Dunbar
2010-08-11MC/ARM: Enable generation of the ARM asm matcher, not that it can do much.Daniel Dunbar
2010-08-11ARM: Mark some disassembler only instructions as not available for matching --Daniel Dunbar
2010-08-11ARM: Quote $p in an asm string.Daniel Dunbar
2010-08-11Handle ARM compares as well as converting for ARM adds, subs, and thumb2's adds.Bill Wendling
2010-08-11Mark ARM compare instructions as isCompare.Bill Wendling
2010-08-11Add a separate ARM instruction format for Saturate instructions.Bob Wilson
2010-08-10CBZ and CBNZ are implemented.Evan Cheng
2010-08-10Turn optimize compares back on with fix. We needed to test that a machine op wasBill Wendling
2010-08-10Delete some unused instructions.Evan Cheng
2010-08-10Re-apply r110655 with fixes. Epilogue must restore sp from fp if the function...Evan Cheng
2010-08-10Revert r110655, "Fix ARM hasFP() semantics. It should return true whenever FPDaniel Dunbar
2010-08-10Fix ARM hasFP() semantics. It should return true whenever FP register isEvan Cheng
2010-08-09ARMBaseRegisterInfo::hasFP() has been broken for a while now. :-(Evan Cheng
2010-08-09Explicitly initialize SlowFPBrcc and Pref32BitThumb to false.Evan Cheng
2010-08-09Change -prefer-32bit-thumb to attribute -mattr=+32bit instead to disable more...Evan Cheng