index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
Age
Commit message (
Expand
)
Author
2012-09-02
Not all targets have efficient ISel code generation for select instructions.
Nadav Rotem
2012-09-01
Limit domain conversion to cases where it won't break dep chains.
Tim Northover
2012-09-01
Fix Thumb2 fixup kind in the integrated-as.
Logan Chien
2012-08-31
Remove an unused argument. The MCInst opcode is set in the ConvertToMCInst()
Chad Rosier
2012-08-31
Add a comment to explain what's really going on.
Chad Rosier
2012-08-31
The ConvertToMCInst() function can't fail, so remove the now dead Match_Conve...
Chad Rosier
2012-08-31
Fix a couple of typos in EmitAtomic.
Jakob Stoklund Olesen
2012-08-31
With the fix in r162954/162955 every cvt function returns true. Thus, have
Chad Rosier
2012-08-30
Fix for r162954. Return the Error.
Chad Rosier
2012-08-30
Move a check to the validateInstruction() function where it more properly bel...
Chad Rosier
2012-08-30
Typo.
Chad Rosier
2012-08-30
Add support for moving pure S-register to NEON pipeline if desired
Tim Northover
2012-08-29
Refactor setExecutionDomain to be clearer about what it's doing and more robust.
Tim Northover
2012-08-29
Cleanup sloppy code. Jakob's review.
Andrew Trick
2012-08-29
[arm-fast-isel] Add support for ARM PIC.
Jush Lu
2012-08-29
Fix ARM vector copies of overlapping register tuples.
Andrew Trick
2012-08-29
cleanup
Andrew Trick
2012-08-28
Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...
Jakob Stoklund Olesen
2012-08-27
Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.
Jakob Stoklund Olesen
2012-08-27
Make sure we add the predicate after all of the registers are added.
Bill Wendling
2012-08-24
Fix integer undefined behavior due to signed left shift overflow in LLVM.
Richard Smith
2012-08-24
Missed tLEApcrelJT.
Jakob Stoklund Olesen
2012-08-24
Explicitly mark LEApcrel pseudos with hasSideEffects.
Jakob Stoklund Olesen
2012-08-24
Fix call instruction operands in ARMFastISel.
Jakob Stoklund Olesen
2012-08-24
Add missing SDNPSideEffect flags.
Jakob Stoklund Olesen
2012-08-24
Fix undefined behavior (negation of INT_MIN) in ARM backend.
Richard Smith
2012-08-22
Reduce duplicated hash map lookups.
Benjamin Kramer
2012-08-22
Add a getName function to MachineFunction. Use it in places that previously d...
Craig Topper
2012-08-21
Add a missing def flag.
Jakob Stoklund Olesen
2012-08-20
Use a SmallPtrSet to dedup successors in EmitSjLjDispatchBlock.
Jakob Stoklund Olesen
2012-08-18
Remove the CAND/COR/CXOR custom ISD nodes and their select code.
Jakob Stoklund Olesen
2012-08-18
Remove virtual from many methods. These methods replace methods in the base c...
Craig Topper
2012-08-18
Also combine zext/sext into selects for ARM.
Jakob Stoklund Olesen
2012-08-18
Also pass logical ops to combineSelectAndUse.
Jakob Stoklund Olesen
2012-08-18
fp16-to-fp32 conversion instructions are available in Thumb mode as well.
Anton Korobeynikov
2012-08-17
Avoid folding ADD instructions with FI operands.
Jakob Stoklund Olesen
2012-08-17
Add comment, clean up code. No functional change.
Jakob Stoklund Olesen
2012-08-17
Implement NEON domain switching for scalar <-> S-register vmovs on ARM
Tim Northover
2012-08-17
Remove unnecessary include of ARMGenInstrInfo.inc.
Craig Topper
2012-08-16
Add ADD and SUB to the predicable ARM instructions.
Jakob Stoklund Olesen
2012-08-16
Handle ARM MOVCC optimization in PeepholeOptimizer.
Jakob Stoklund Olesen
2012-08-16
[arm-fast-isel] Add support for fastcc.
Jush Lu
2012-08-15
Fold predicable instructions into MOVCC / t2MOVCC.
Jakob Stoklund Olesen
2012-08-15
Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...
Evan Cheng
2012-08-15
Add missing Rfalse operand to the predicated pseudo-instructions.
Jakob Stoklund Olesen
2012-08-14
The names of VFP variants of half-to-float conversion instructions were
Anton Korobeynikov
2012-08-14
This needs braces. Spotted by Bill.
Eric Christopher
2012-08-14
Switch the fixed-length disassembler to be table-driven.
Jim Grosbach
2012-08-13
Remove the TII::scheduleTwoAddrSource() hook.
Jakob Stoklund Olesen
2012-08-13
ARM: enable struct byval for AAPCS-VFP.
Manman Ren
[prev]
[next]