index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
Age
Commit message (
Expand
)
Author
2011-03-24
T2 Load/Store Multiple:
Johnny Chen
2011-03-24
Plug a leak in the arm disassembler and put the tests back.
Benjamin Kramer
2011-03-24
Add asm parsing support w/ testcases for strex/ldrex family of instructions
Bruno Cardoso Lopes
2011-03-24
ADR was added with the wrong encoding for inst{24-21}, and the ARM decoder wa...
Johnny Chen
2011-03-24
The r118201 added support for VORR (immediate). Update ARMDisassemblerCore.c...
Johnny Chen
2011-03-24
Add comments to the handling of opcode CPS3p to reject invalid instruction en...
Johnny Chen
2011-03-24
Nasty bug in ARMBaseInstrInfo::produceSameValue(). The MachineConstantPoolEntry
Evan Cheng
2011-03-24
CPS3p: Let's reject impossible imod values by returning false from the Disass...
Johnny Chen
2011-03-24
Load/Store Multiple:
Johnny Chen
2011-03-24
STRT and STRBT was incorrectly tagged as IndexModeNone during the refactoring...
Johnny Chen
2011-03-24
The r128103 fix to cope with the removal of addressing modes from the MC inst...
Johnny Chen
2011-03-23
Enable GlobalMerge on darwin.
Devang Patel
2011-03-23
Cmp peephole optimization isn't always safe for signed arithmetics.
Evan Cheng
2011-03-23
The high bit of a Thumb2 ADR's offset is stored in bit 26, not bit 25.
Owen Anderson
2011-03-22
For ARM Disassembler, start a newline to dump the opcode and friends for an i...
Johnny Chen
2011-03-22
LDRT and LDRBT was incorrectly tagged as IndexModeNone during the refactoring...
Johnny Chen
2011-03-22
A8.6.399 VSTM:
Johnny Chen
2011-03-22
Migrate the fix in r128041 to ARM's fastisel support as well.
Eric Christopher
2011-03-22
Change MRC and MRC2 instructions to model the output register properly
Bruno Cardoso Lopes
2011-03-22
Avoid -Wunused-variable in -asserts builds
Matt Beaumont-Gay
2011-03-21
We need to pass the TargetMachine object to the InstPrinter if we are printing
Bill Wendling
2011-03-21
Re-apply r127953 with fixes: eliminate empty return block if it has no predec...
Evan Cheng
2011-03-19
Revert r127953, "SimplifyCFG has stopped duplicating returns into predecessors
Daniel Dunbar
2011-03-19
SimplifyCFG has stopped duplicating returns into predecessors to canonicalize IR
Evan Cheng
2011-03-19
Fixed an assert by the ARM disassembler for LDRD_PRE/POST.
Johnny Chen
2011-03-18
Add support to the ARM asm parser for the register-shifted-register forms of ...
Owen Anderson
2011-03-18
Match a few more obvious patterns to revsh. rdar://9147637.
Evan Cheng
2011-03-18
Clean whitespace.
Owen Anderson
2011-03-18
Reduce code duplication.
Owen Anderson
2011-03-18
Thumb2 PC-relative loads require a fixup rather than just an immediate.
Owen Anderson
2011-03-18
The disassembler for Thumb was wrongly adding 4 to the computed imm32 offset.
Johnny Chen
2011-03-17
There are two pseudos in this case that are Thumb mode, not one.
Owen Anderson
2011-03-17
It used to be that t_addrmode_s4 was used for both:
Johnny Chen
2011-03-17
Add "swi" which is an obsolete mnemonic for "svc".
Nick Lewycky
2011-03-15
There were two issues fixed:
Johnny Chen
2011-03-15
The VTBL (and VTBX) instructions are rather permissive concerning the masks they
Bill Wendling
2011-03-15
Some minor cleanups based on feedback.
Bill Wendling
2011-03-15
Do not form thumb2 ldrd / strd if the offset is by multiple of 4. rdar://9133587
Evan Cheng
2011-03-15
Fixed an ARM disassembler bug where it does not handle STRi12 correctly becau...
Johnny Chen
2011-03-15
Clean up ARM tail calls a bit. They're pseudo-instructions for normal branches.
Jim Grosbach
2011-03-14
Generate a VTBL instruction instead of a series of loads and stores when we
Bill Wendling
2011-03-14
Remove some dead patterns.
Jim Grosbach
2011-03-14
Indentation.
Evan Cheng
2011-03-12
Sometimes isPredicable lies to us and tells us we don't need the operands.
Eric Christopher
2011-03-12
Add FIXME.
Jim Grosbach
2011-03-12
Pseudo-ize the ARM Darwin *r9 call instruction definitions. They're the same
Jim Grosbach
2011-03-11
Add a FIXME.
Jim Grosbach
2011-03-11
Pseudo-ize the ARM 'B' instruction.
Jim Grosbach
2011-03-11
Remove dead code. These ARM instruction definitions no longer exist.
Jim Grosbach
2011-03-11
Pseudo-ize VMOVDcc and VMOVScc.
Jim Grosbach
[prev]
[next]