index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
Thumb2SizeReduction.cpp
Age
Commit message (
Expand
)
Author
2009-08-16
Fix use after free in Thumb2SizeReduction (PR4707). A MachineInstr was used a...
Benjamin Kramer
2009-08-15
Turn on if-conversion for thumb2.
Evan Cheng
2009-08-14
Shrink ADR and LDR from constantpool late during constantpool island pass.
Evan Cheng
2009-08-12
PredCC is meant to be 2 bits wide, like PredCC1.
Evan Cheng
2009-08-12
Shrink Thumb2 movcc instructions.
Evan Cheng
2009-08-12
Shrink ADDS, ADC, RSB, and SUBS.
Evan Cheng
2009-08-11
Shrinkify Thumb2 r = add sp, imm.
Evan Cheng
2009-08-11
Shrinkify Thumb2 load / store multiple instructions.
Evan Cheng
2009-08-11
Fix the previous accidental commit. Now shrinking common Thumb2 load / store ...
Evan Cheng
2009-08-11
Fix Thumb2 load / store addressing mode matching code. Do not use so_reg form to
Evan Cheng
2009-08-10
Watch out for empty BB.
Evan Cheng
2009-08-10
rev, rev16, and revsh do not set CPSR.
Evan Cheng
2009-08-10
Duh. Most 16-bit Thumb rr instructions are two-address. Fix table.
Evan Cheng
2009-08-10
CPSR can be livein; transfer predicate operands correctly; tMUL is two-address.
Evan Cheng
2009-08-10
Add support to reduce most of 32-bit Thumb2 arithmetic instructions.
Evan Cheng
2009-08-09
Add support to convert 32-bit instructions to 16-bit non-two-address ones.
Evan Cheng
2009-08-08
Add a skeleton Thumb2 instruction size reduction pass.
Evan Cheng