index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
InstPrinter
/
ARMInstPrinter.cpp
Age
Commit message (
Expand
)
Author
2013-02-22
Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...
Kristof Beyls
2012-12-05
Added a option to the disassembler to print immediates as hex.
Kevin Enderby
2012-12-03
Use the new script to sort the includes of every file under lib.
Chandler Carruth
2012-11-16
Remove hard coded registers in ARM ldrexd and strexd instructions
Weiming Zhao
2012-10-30
ARM: Better disassembly for pc-relative LDR.
Jim Grosbach
2012-10-23
Make branch heavy code for generating marked up disassembly simpler
Kevin Enderby
2012-10-22
Add support for annotated disassembly output for X86 and arm.
Kevin Enderby
2012-09-22
ARMInstPrinter.cpp: Fix a warning in -Asserts. [-Wunused-variable]
NAKAMURA Takumi
2012-09-22
Whitespace.
NAKAMURA Takumi
2012-09-22
Fix edge cases of ARM shift operands in arith instructions.
Tim Northover
2012-09-22
Fix the handling of edge cases in ARM shifted operands.
Tim Northover
2012-08-02
Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...
Jiangning Liu
2012-08-02
Fix #13241, a bug around shift immediate operand for ARM instruction ADR.
Jiangning Liu
2012-06-18
ARM: Define generic HINT instruction.
Jim Grosbach
2012-06-15
Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,
Kevin Enderby
2012-05-17
Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missing
Kevin Enderby
2012-05-11
Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...
Silviu Baranga
2012-04-27
Refactor IT handling not to store the bottom bit of the condition code in the...
Richard Barton
2012-04-13
For ARM disassembly only print 32 unsigned bits for the address of branch
Kevin Enderby
2012-04-02
Move getOpcodeName from the various target InstPrinters into the superclass M...
Benjamin Kramer
2012-04-02
Remove getInstructionName from MCInstPrinter implementations in favor of usin...
Craig Topper
2012-04-02
Make MCInstrInfo available to the MCInstPrinter. This will be used to remove ...
Craig Topper
2012-03-06
ARM more NEON VLD/VST composite physical register refactoring.
Jim Grosbach
2012-03-06
ARM refactor more NEON VLD/VST instructions to use composite physregs
Jim Grosbach
2012-03-06
Tidy up. Kill some dead code.
Jim Grosbach
2012-03-05
ARM Refactor VLD/VST spaced pair instructions.
Jim Grosbach
2012-03-05
ARM refactor away a bunch of VLD/VST pseudo instructions.
Jim Grosbach
2012-03-05
Make MCRegisterInfo available to the the MCInstPrinter.
Jim Grosbach
2012-03-01
Change ARMInstPrinter::printPredicateOperand() so it will not abort if it
Kevin Enderby
2012-02-19
Remove dead code. Improve llvm_unreachable text. Simplify some control flow.
Ahmed Charles
2012-02-07
Convert assert(0) to llvm_unreachable
Craig Topper
2012-01-25
NEON VLD4(all lanes) assembly parsing and encoding.
Jim Grosbach
2012-01-24
NEON VLD3(all lanes) assembly parsing and encoding.
Jim Grosbach
2012-01-24
NEON VLD4(multiple 4 element structures) assembly parsing.
Jim Grosbach
2012-01-23
NEON VLD3(multiple 3-element structures) assembly parsing.
Jim Grosbach
2011-12-22
ARM VFP assembly parsing and encoding for VCVT(float <--> fixed point).
Jim Grosbach
2011-12-21
ARM NEON VLD2 assembly parsing for structure to all lanes, non-writeback.
Jim Grosbach
2011-12-19
ARM assembly parsing and encoding support for LDRD(label).
Jim Grosbach
2011-12-14
ARM NEON VST2 assembly parsing and encoding.
Jim Grosbach
2011-11-30
ARM parsing for VLD1 two register all lanes, no writeback.
Jim Grosbach
2011-11-30
ARM parsing aliases for VLD1 single register all lanes.
Jim Grosbach
2011-11-07
Simplify some uses of utohexstr.
Benjamin Kramer
2011-11-02
Fix the issue that r143552 was trying to address the _right_ way. One-regist...
Owen Anderson
2011-10-21
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
whitespace.
Jim Grosbach
2011-10-18
ARM VTBL (one register) assembly parsing and encoding.
Jim Grosbach
2011-10-12
ARM parsing and encoding for the <option> form of LDC/STC instructions.
Jim Grosbach
2011-10-12
80 columns.
Jim Grosbach
[next]