aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMInstrThumb.td
AgeCommit message (Expand)Author
2012-11-06Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier
2012-10-30ARM: Better disassembly for pc-relative LDR.Jim Grosbach
2012-09-27Revert 'Fix a typo 'iff' => 'if''. iff is an abreviation of if and only if. S...Sylvestre Ledru
2012-09-27Fix a typo 'iff' => 'if'Sylvestre Ledru
2012-08-28Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...Jakob Stoklund Olesen
2012-08-27Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.Jakob Stoklund Olesen
2012-08-24Missed tLEApcrelJT.Jakob Stoklund Olesen
2012-07-13Remove variable_ops from ARM call instructions.Jakob Stoklund Olesen
2012-06-23(sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng
2012-06-02Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer
2012-05-03Fix issues with the ARM bl and blx thumb instructions and the J1 and J2 bitsKevin Enderby
2012-05-02Disallow YIELD and other allocated nop hints in pre-ARMv6 architectures.Richard Barton
2012-04-27ARM: Thumb add(sp plus register) asm constraints.Jim Grosbach
2012-04-27ARM: Tweak tADDrSP definition for consistent operand order.Jim Grosbach
2012-04-11ARM add missing Thumb1 two-operand aliases for shift-by-immediate.Jim Grosbach
2012-04-06Eliminate iOS-specific tail call instructions.Jakob Stoklund Olesen
2012-04-06Deduplicate ARM call-related instructions.Jakob Stoklund Olesen
2012-04-05ARM assembly aliases for add negative immediates using sub.Jim Grosbach
2012-02-24Switch ARM target to register masks.Jakob Stoklund Olesen
2012-02-18Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu
2012-02-09Teach the MC and disassembler about SoftFail, and hook it up to UNPREDICTABLE...James Molloy
2012-01-18Rename pattern for clarity.Jim Grosbach
2012-01-13Use RegisterTuples to generate pseudo-registers.Jakob Stoklund Olesen
2011-12-22Add variants of the dispatchsetup pseudo for Thumb and !VFP. <rdar://10620138>Bob Wilson
2011-12-20ARM target code clean up. Check for iOS, not Darwin where it makes sense.Evan Cheng
2011-12-13ARM pre-UAL NEG mnemonic for convenience when porting old code.Jim Grosbach
2011-10-17Now Igor, throw the switch...give my creation life!Bill Wendling
2011-10-15Mark tADDrSPi as having side effects again.Jakob Stoklund Olesen
2011-10-14Ban rematerializable instructions with side effects.Jakob Stoklund Olesen
2011-09-20Thumb1 convenience aliases for disassembler round-trip testing. CPS instruction.Jim Grosbach
2011-09-20Thumb CPS definition is not disassembler only.Jim Grosbach
2011-09-16Thumb2 assembly parsing and encoding for SUB(immediate).Jim Grosbach
2011-09-15Use a more efficient lowering for Unordered/Monotonic atomic load/store on Th...Eli Friedman
2011-09-09Thumb unconditional branches are allowed in IT blocks, and therefore should h...Owen Anderson
2011-08-24Thumb parsing and encoding for SUB (SP minu immediate).Jim Grosbach
2011-08-24Thumb parsing and encoding support for ADD SP instructions.Jim Grosbach
2011-08-24Add missing explicit writeback operand to tSTMIA_UPD.Jim Grosbach
2011-08-24Thumb add SP assembly syntax fix.Jim Grosbach
2011-08-24Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.Jim Grosbach
2011-08-23Thumb parsing and encoding for SVC.Jim Grosbach
2011-08-23Thumb parsing and encoding for tSTRspi.Jim Grosbach
2011-08-23Clean up Thumb load/store multiple definitions.Jim Grosbach
2011-08-22Revert r138278 now that r138289 has fixed the root issue.Jim Grosbach
2011-08-22Temporarilly mark tMUL as not commutable.Jim Grosbach
2011-08-22Clean up predicates on ARM target instruction aliases.Jim Grosbach
2011-08-19Thumb parsing and encoding support for NOP.Jim Grosbach
2011-08-19Fix NEG aliasJim Grosbach
2011-08-19Update tests.Jim Grosbach
2011-08-19Thumb assembly parsing and encoding for MUL.Jim Grosbach
2011-08-19Thumb assembly parsing and encoding for MOV.Jim Grosbach