index
:
llvm
master
release_1
release_16
release_20
release_21
release_22
release_23
release_24
release_25
release_26
release_27
release_28
release_29
release_30
release_31
release_32
release_33
stable
svn-tags/RELEASE_1
svn-tags/RELEASE_20
svn-tags/RELEASE_21
svn-tags/RELEASE_22
svn-tags/RELEASE_23
svn-tags/RELEASE_24
svn-tags/RELEASE_25
svn-tags/RELEASE_26
svn-tags/RELEASE_27
svn-tags/RELEASE_28
svn-tags/RELEASE_29
svn-tags/RELEASE_30
svn-tags/RELEASE_31
svn-tags/RELEASE_32
testing
http://llvm.org
git repository hosting
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
MachineScheduler.cpp
Age
Commit message (
Expand
)
Author
2012-04-01
misched: Add finalizeScheduler to complete the target interface.
Andrew Trick
2012-03-21
misched: trace LiveIntervals after scheduling.
Andrew Trick
2012-03-21
misched: obvious iterator update fixes for bottom-up.
Andrew Trick
2012-03-21
misched: cleanup main loop
Andrew Trick
2012-03-19
Add an option to the MI scheduler to cut off scheduling after a fixed number of
Lang Hames
2012-03-14
Silence operator precedence warnings.
Benjamin Kramer
2012-03-14
misched: implemented a framework for top-down or bottom-up scheduling.
Andrew Trick
2012-03-14
misched comments
Andrew Trick
2012-03-09
misched: handle scheduler that insert instructions at empty region boundaries.
Andrew Trick
2012-03-09
misched: handle scheduling region boundaries nicely.
Andrew Trick
2012-03-09
misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...
Andrew Trick
2012-03-09
misched comments
Andrew Trick
2012-03-09
revert 152356: verify misched changes using -misched=shuffle.
Andrew Trick
2012-03-09
misched: allow the default scheduler to be one chosen by the target.
Andrew Trick
2012-03-09
Cache MBB->begin. It's possible the scheduler / bundler may change MBB->begin().
Evan Cheng
2012-03-08
misched interface: Expose the MachineScheduler pass.
Andrew Trick
2012-03-07
misched prep: Expose the ScheduleDAGInstrs interface so targets may
Andrew Trick
2012-03-07
misched prep: rename InsertPos to End.
Andrew Trick
2012-03-07
misched preparation: rename core scheduler methods for consistency.
Andrew Trick
2012-03-07
misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.
Andrew Trick
2012-03-07
Added -view-misched=dags options.
Andrew Trick
2012-03-07
misched: Use the StartBlock/FinishBlock hooks
Andrew Trick
2012-02-22
Initialize SUnits before DAG building.
Andrew Trick
2012-02-17
MachineScheduler shouldn't use/preserve LiveDebugVariables.
Lang Hames
2012-02-15
Disentangle moving a machine instr from updating LiveIntervals.
Lang Hames
2012-02-10
RegAlloc superpass: includes phi elimination, coalescing, and scheduling.
Andrew Trick
2012-02-09
comment
Andrew Trick
2012-02-08
misched: bug in debug output.
Andrew Trick
2012-02-08
stale comment
Andrew Trick
2012-01-27
Add a "moveInstr" method to LiveIntervals. This can be used to move instructions
Lang Hames
2012-01-17
misched: Inital interface and implementation for ScheduleTopDownLive and Shuf...
Andrew Trick
2012-01-17
Renamed MachineScheduler to ScheduleTopDownLive.
Andrew Trick
2012-01-14
misched: Initial code for building an MI level scheduling DAG
Andrew Trick
2012-01-14
misched: Added ScheduleDAGInstrs::IsPostRA
Andrew Trick
2012-01-14
misched: Invoke the DAG builder on each sequence of schedulable instructions.
Andrew Trick
2012-01-14
Move things around to make the file navigable, even though it will probably b...
Andrew Trick
2012-01-13
Added the MachineSchedulerPass skeleton.
Andrew Trick