aboutsummaryrefslogtreecommitdiff
path: root/lib
diff options
context:
space:
mode:
Diffstat (limited to 'lib')
-rw-r--r--lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp2
-rw-r--r--lib/Target/X86/X86ISelLowering.cpp4
-rw-r--r--lib/Target/X86/X86ISelLowering.h2
3 files changed, 4 insertions, 4 deletions
diff --git a/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp b/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
index 5548318835..9671a45062 100644
--- a/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+++ b/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
@@ -1129,7 +1129,7 @@ void SelectionDAGBuilder::visitRet(const ReturnInst &I) {
ExtendKind = ISD::ZERO_EXTEND;
if (ExtendKind != ISD::ANY_EXTEND && VT.isInteger()) {
- MVT ReturnMVT = TLI.getTypeForExtendedInteger(VT, ExtendKind);
+ MVT ReturnMVT = TLI.getTypeForExtArgOrReturn(VT, ExtendKind);
EVT MinVT = TLI.getRegisterType(*DAG.getContext(), ReturnMVT);
if (VT.bitsLT(MinVT))
VT = MinVT;
diff --git a/lib/Target/X86/X86ISelLowering.cpp b/lib/Target/X86/X86ISelLowering.cpp
index c1aa7200be..dfb7b87d4e 100644
--- a/lib/Target/X86/X86ISelLowering.cpp
+++ b/lib/Target/X86/X86ISelLowering.cpp
@@ -1449,8 +1449,8 @@ bool X86TargetLowering::isUsedByReturnOnly(SDNode *N) const {
}
MVT
-X86TargetLowering::getTypeForExtendedInteger(EVT VT,
- ISD::NodeType ExtendKind) const {
+X86TargetLowering::getTypeForExtArgOrReturn(EVT VT,
+ ISD::NodeType ExtendKind) const {
// TODO: Is this also valid on 32-bit?
if (Subtarget->is64Bit() && VT == MVT::i1 && ExtendKind == ISD::ZERO_EXTEND)
return MVT::i8;
diff --git a/lib/Target/X86/X86ISelLowering.h b/lib/Target/X86/X86ISelLowering.h
index 0857c594b4..bd9247b0a6 100644
--- a/lib/Target/X86/X86ISelLowering.h
+++ b/lib/Target/X86/X86ISelLowering.h
@@ -844,7 +844,7 @@ namespace llvm {
virtual bool isUsedByReturnOnly(SDNode *N) const;
virtual MVT
- getTypeForExtendedInteger(EVT VT, ISD::NodeType ExtendKind) const;
+ getTypeForExtArgOrReturn(EVT VT, ISD::NodeType ExtendKind) const;
virtual bool
CanLowerReturn(CallingConv::ID CallConv, bool isVarArg,