aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'lib/CodeGen/SelectionDAG/SelectionDAG.cpp')
-rw-r--r--lib/CodeGen/SelectionDAG/SelectionDAG.cpp15
1 files changed, 4 insertions, 11 deletions
diff --git a/lib/CodeGen/SelectionDAG/SelectionDAG.cpp b/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
index 634197c0f9..613d0983ad 100644
--- a/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+++ b/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
@@ -755,19 +755,12 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
case ISD::SHL:
case ISD::SRL:
- // If the shift amount is bigger than the size of the data, simplify.
+ case ISD::SRA:
+ // If the shift amount is bigger than the size of the data, then all the
+ // bits are shifted out. Simplify to loading constant zero.
if (C2 >= MVT::getSizeInBits(N1.getValueType())) {
- if (TLI.getShiftAmountFlavor() == TargetLowering::Mask) {
- unsigned NewAmt =
- C2 & ((1 << MVT::getSizeInBits(N1.getValueType()))-1);
- return getNode(Opcode, VT, N1, getConstant(NewAmt,N2.getValueType()));
- } else if (TLI.getShiftAmountFlavor() == TargetLowering::Extend) {
- // Shifting all of the bits out?
- return getConstant(0, N1.getValueType());
- }
+ return getNode(ISD::UNDEF, N1.getValueType());
}
- // FALL THROUGH.
- case ISD::SRA:
if (C2 == 0) return N1;
break;