aboutsummaryrefslogtreecommitdiff
path: root/utils/TableGen/TableGen.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-03 20:34:53 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-03 20:34:53 +0000
commit5f2316a3b55f88dab2190212210770180a32aa95 (patch)
treeb7cf1543bab66cb34f478ae01a398843834e5b63 /utils/TableGen/TableGen.cpp
parentd365fa9415ce31b5f0a6019b33c6f099a82f4e34 (diff)
Switch AllocationOrder to using RegisterClassInfo instead of a BitVector
of reserved registers. Use RegisterClassInfo in RABasic as well. This slightly changes som allocation orders because RegisterClassInfo puts CSR aliases last. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@132581 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils/TableGen/TableGen.cpp')
0 files changed, 0 insertions, 0 deletions