aboutsummaryrefslogtreecommitdiff
path: root/utils/TableGen/CodeGenTarget.cpp
diff options
context:
space:
mode:
authorDuraid Madina <duraid@octopus.com.au>2005-10-28 17:46:35 +0000
committerDuraid Madina <duraid@octopus.com.au>2005-10-28 17:46:35 +0000
commitf2db9b88dad3fe129b664471f9f79f4038956c4f (patch)
tree2a7c6f72282f2a9ecbea51c3200741d338c08431 /utils/TableGen/CodeGenTarget.cpp
parente50caac6b076426b7233f40174d5ebbc3efa4d8c (diff)
DAG->DAG instruction selection for ia64! "hello world" works, not much else.
use -enable-ia64-dag-isel to turn this on TODO: delete lowering stuff from the pattern isel : get operations on predicate bits working : get other bits of pseudocode going : use sampo's mulh/mull-using divide-by-constant magic : *so* many patterns ("extr", "tbit" and "dep" will be fun :) : add FP : add a JIT! : get it working 100% in short: this'll be happier in a couple of weeks, but it's here now so the tester can make me feel guilty sooner. OTHER: there are a couple of fixes to the pattern isel, in particular making the linker happy with big blobs of fun like pypy. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24058 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils/TableGen/CodeGenTarget.cpp')
0 files changed, 0 insertions, 0 deletions