aboutsummaryrefslogtreecommitdiff
path: root/test/CodeGen/ARM/vtst.ll
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2009-07-08 00:46:57 +0000
committerChris Lattner <sabre@nondot.org>2009-07-08 00:46:57 +0000
commitb2773e1adaee4a61b64ccbfa26c5ed9d8687d83b (patch)
tree3d30d5c339da9da85b78a2c78dd0e32aa01ab077 /test/CodeGen/ARM/vtst.ll
parent2b7a271c713ff1db83990f691126bc33d6c59b52 (diff)
Change these tests to use [fi]cmp+sext instead of v[fi]cmp. No
functionality change. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74979 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/vtst.ll')
-rw-r--r--test/CodeGen/ARM/vtst.ll30
1 files changed, 18 insertions, 12 deletions
diff --git a/test/CodeGen/ARM/vtst.ll b/test/CodeGen/ARM/vtst.ll
index d4f7d2aef1..2f6ec3f676 100644
--- a/test/CodeGen/ARM/vtst.ll
+++ b/test/CodeGen/ARM/vtst.ll
@@ -7,46 +7,52 @@ define <8 x i8> @vtsti8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
%tmp1 = load <8 x i8>* %A
%tmp2 = load <8 x i8>* %B
%tmp3 = and <8 x i8> %tmp1, %tmp2
- %tmp4 = vicmp ne <8 x i8> %tmp3, zeroinitializer
- ret <8 x i8> %tmp4
+ %tmp4 = icmp ne <8 x i8> %tmp3, zeroinitializer
+ %tmp5 = sext <8 x i1> %tmp4 to <8 x i8>
+ ret <8 x i8> %tmp5
}
define <4 x i16> @vtsti16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
%tmp1 = load <4 x i16>* %A
%tmp2 = load <4 x i16>* %B
%tmp3 = and <4 x i16> %tmp1, %tmp2
- %tmp4 = vicmp ne <4 x i16> %tmp3, zeroinitializer
- ret <4 x i16> %tmp4
+ %tmp4 = icmp ne <4 x i16> %tmp3, zeroinitializer
+ %tmp5 = sext <4 x i1> %tmp4 to <4 x i16>
+ ret <4 x i16> %tmp5
}
define <2 x i32> @vtsti32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
%tmp1 = load <2 x i32>* %A
%tmp2 = load <2 x i32>* %B
%tmp3 = and <2 x i32> %tmp1, %tmp2
- %tmp4 = vicmp ne <2 x i32> %tmp3, zeroinitializer
- ret <2 x i32> %tmp4
+ %tmp4 = icmp ne <2 x i32> %tmp3, zeroinitializer
+ %tmp5 = sext <2 x i1> %tmp4 to <2 x i32>
+ ret <2 x i32> %tmp5
}
define <16 x i8> @vtstQi8(<16 x i8>* %A, <16 x i8>* %B) nounwind {
%tmp1 = load <16 x i8>* %A
%tmp2 = load <16 x i8>* %B
%tmp3 = and <16 x i8> %tmp1, %tmp2
- %tmp4 = vicmp ne <16 x i8> %tmp3, zeroinitializer
- ret <16 x i8> %tmp4
+ %tmp4 = icmp ne <16 x i8> %tmp3, zeroinitializer
+ %tmp5 = sext <16 x i1> %tmp4 to <16 x i8>
+ ret <16 x i8> %tmp5
}
define <8 x i16> @vtstQi16(<8 x i16>* %A, <8 x i16>* %B) nounwind {
%tmp1 = load <8 x i16>* %A
%tmp2 = load <8 x i16>* %B
%tmp3 = and <8 x i16> %tmp1, %tmp2
- %tmp4 = vicmp ne <8 x i16> %tmp3, zeroinitializer
- ret <8 x i16> %tmp4
+ %tmp4 = icmp ne <8 x i16> %tmp3, zeroinitializer
+ %tmp5 = sext <8 x i1> %tmp4 to <8 x i16>
+ ret <8 x i16> %tmp5
}
define <4 x i32> @vtstQi32(<4 x i32>* %A, <4 x i32>* %B) nounwind {
%tmp1 = load <4 x i32>* %A
%tmp2 = load <4 x i32>* %B
%tmp3 = and <4 x i32> %tmp1, %tmp2
- %tmp4 = vicmp ne <4 x i32> %tmp3, zeroinitializer
- ret <4 x i32> %tmp4
+ %tmp4 = icmp ne <4 x i32> %tmp3, zeroinitializer
+ %tmp5 = sext <4 x i1> %tmp4 to <4 x i32>
+ ret <4 x i32> %tmp5
}