diff options
author | Chris Lattner <sabre@nondot.org> | 2003-08-01 05:59:20 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2003-08-01 05:59:20 +0000 |
commit | 54d156d33324b7715453993f21684915a28e310a (patch) | |
tree | e9ffdd128bfca827b7faa7b9dd68b898a9b8f804 /support/tools/TableGen/TableGen.cpp | |
parent | 24151a6888c752ff1d7fc80b500f5a836c9ac528 (diff) |
Add the ability to emit register file enums
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7471 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'support/tools/TableGen/TableGen.cpp')
-rw-r--r-- | support/tools/TableGen/TableGen.cpp | 7 |
1 files changed, 6 insertions, 1 deletions
diff --git a/support/tools/TableGen/TableGen.cpp b/support/tools/TableGen/TableGen.cpp index 218797ba28..4b0cd9d2a3 100644 --- a/support/tools/TableGen/TableGen.cpp +++ b/support/tools/TableGen/TableGen.cpp @@ -19,7 +19,7 @@ enum ActionType { PrintRecords, GenEmitter, - GenRegister, GenRegisterHeader, + GenRegisterEnums, GenRegister, GenRegisterHeader, PrintEnums, Parse, }; @@ -31,6 +31,8 @@ namespace { "Print all records to stdout (default)"), clEnumValN(GenEmitter, "gen-emitter", "Generate machine code emitter"), + clEnumValN(GenRegisterEnums, "gen-register-enums", + "Generate enum values for registers"), clEnumValN(GenRegister, "gen-register-desc", "Generate a register info description"), clEnumValN(GenRegisterHeader, "gen-register-desc-header", @@ -411,6 +413,9 @@ int main(int argc, char **argv) { case GenEmitter: CodeEmitterGen(Records).run(*Out); break; + case GenRegisterEnums: + RegisterInfoEmitter(Records).runEnums(*Out); + break; case GenRegister: RegisterInfoEmitter(Records).run(*Out); break; |