diff options
author | Brian Gaeke <gaeke@uiuc.edu> | 2004-06-24 07:36:59 +0000 |
---|---|---|
committer | Brian Gaeke <gaeke@uiuc.edu> | 2004-06-24 07:36:59 +0000 |
commit | e7f9e0b539f5bbd728cd806d25b7050109ae55dd (patch) | |
tree | 24b09df90d66cc0819a58300aadc1d9e4cb3b909 /lib/Target/Sparc | |
parent | 447330345376ff4879936c2c3eee1153993553ef (diff) |
Rename the load and store opcodes. The non-fp ones only have one
variant worth worrying about; the fp ones have two.
Add fp stores.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14361 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Sparc')
-rw-r--r-- | lib/Target/Sparc/SparcInstrInfo.td | 39 |
1 files changed, 26 insertions, 13 deletions
diff --git a/lib/Target/Sparc/SparcInstrInfo.td b/lib/Target/Sparc/SparcInstrInfo.td index 24b741c77a..8082fe39ba 100644 --- a/lib/Target/Sparc/SparcInstrInfo.td +++ b/lib/Target/Sparc/SparcInstrInfo.td @@ -59,23 +59,36 @@ let rd = 0 in def CMPri: F3_2<2, 0b010100, "cmp">; // Section B.1 - Load Integer Instructions, p. 90 -def LDSBmr: F3_2<3, 0b001001, "ldsb">; -def LDSHmr: F3_2<3, 0b001010, "ldsh">; -def LDUBmr: F3_2<3, 0b000001, "ldub">; -def LDUHmr: F3_2<3, 0b000010, "lduh">; -def LDmr : F3_2<3, 0b000000, "ld">; -def LDDmr : F3_2<3, 0b000011, "ldd">; +def LDSB: F3_2<3, 0b001001, "ldsb">; +def LDSH: F3_2<3, 0b001010, "ldsh">; +def LDUB: F3_2<3, 0b000001, "ldub">; +def LDUH: F3_2<3, 0b000010, "lduh">; +def LD : F3_2<3, 0b000000, "ld">; +def LDD : F3_2<3, 0b000011, "ldd">; // Section B.2 - Load Floating-point Instructions, p. 92 -def LDFmr : F3_2<3, 0b100000, "ld">; -def LDDFmr : F3_2<3, 0b100011, "ldd">; -def LDFSRmr: F3_2<3, 0b100001, "ld">; +def LDFrr : F3_1<3, 0b100000, "ld">; +def LDFri : F3_2<3, 0b100000, "ld">; +def LDDFrr : F3_1<3, 0b100011, "ldd">; +def LDDFri : F3_2<3, 0b100011, "ldd">; +def LDFSRrr: F3_1<3, 0b100001, "ld">; +def LDFSRri: F3_2<3, 0b100001, "ld">; // Section B.4 - Store Integer Instructions, p. 95 -def STBrm : F3_2<3, 0b000101, "stb">; -def STHrm : F3_2<3, 0b000110, "sth">; -def STrm : F3_2<3, 0b000100, "st">; -def STDrm : F3_2<3, 0b000111, "std">; +def STB : F3_2<3, 0b000101, "stb">; +def STH : F3_2<3, 0b000110, "sth">; +def ST : F3_2<3, 0b000100, "st">; +def STD : F3_2<3, 0b000111, "std">; + +// Section B.5 - Store Floating-point Instructions, p. 97 +def STFrr : F3_1<3, 0b100100, "st">; +def STFri : F3_2<3, 0b100100, "st">; +def STDFrr : F3_1<3, 0b100111, "std">; +def STDFri : F3_2<3, 0b100111, "std">; +def STFSRrr : F3_1<3, 0b100101, "st">; +def STFSRri : F3_2<3, 0b100101, "st">; +def STDFQrr : F3_1<3, 0b100110, "std">; +def STDFQri : F3_2<3, 0b100110, "std">; // Section B.9 - SETHI Instruction, p. 104 def SETHIi: F2_1<0b100, "sethi">; |