aboutsummaryrefslogtreecommitdiff
path: root/lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2011-07-27 23:22:03 +0000
committerEvan Cheng <evan.cheng@apple.com>2011-07-27 23:22:03 +0000
commit5de728cfe1a922ac9b13546dca94526b2fa693b6 (patch)
treeb6de43d668add172ad80b6708b82936bcc918b5f /lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp
parented398468b51c6eb5b2c9a5bccc8669854cf589a8 (diff)
Emit an error is asm parser parsed X86_64 only registers, e.g. %rax, %sil.
This can happen in cases where TableGen generated asm matcher cannot check whether a register operand is in the right register class. e.g. mem operands. rdar://8204588 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@136292 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/Disassembler/ARMDisassemblerCore.cpp')
0 files changed, 0 insertions, 0 deletions