aboutsummaryrefslogtreecommitdiff
path: root/lib/MC/MCNullStreamer.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-18 21:10:50 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-18 21:10:50 +0000
commit0eeb05c969c6c314ca7991a10627451762787e2d (patch)
treeb3ab75a9761643adb8f6e021deafda1bd8bd941d /lib/MC/MCNullStreamer.cpp
parent0182fa2e384034fbbe1326fa887bb537c05d4525 (diff)
Properly handle multiple definitions of a virtual register in the same
instruction. This can happen on ARM: >> %reg1035:5<def>, %reg1035:6<def> = VLD1q16 %reg1028, 0, pred:14, pred:%reg0 Regs: Q0=%reg1032* R0=%reg1028* R1=%reg1029* R2 R3=%reg1031* Killing last use: %reg1028 Allocating %reg1035 from QPR Assigning %reg1035 to Q1 << %D2<def>, %D3<def> = VLD1q16 %R0<kill>, 0, pred:14, pred:%reg0, %Q1<imp-def> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104056 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/MC/MCNullStreamer.cpp')
0 files changed, 0 insertions, 0 deletions