aboutsummaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/FastISel.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-08-25 22:20:39 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-08-25 22:20:39 +0000
commitb41aec54767a825ac54c8822e787700bb08a3460 (patch)
tree5f3c05de53a6b8c0e6b70206e11e288737dec2b1 /lib/CodeGen/SelectionDAG/FastISel.cpp
parentbdf7b5da476c31dbccd79e1768cc2b14ceeb11f9 (diff)
Unbreak build.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55342 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/SelectionDAG/FastISel.cpp')
-rw-r--r--lib/CodeGen/SelectionDAG/FastISel.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/CodeGen/SelectionDAG/FastISel.cpp b/lib/CodeGen/SelectionDAG/FastISel.cpp
index c48a2f2c62..53e87d10f2 100644
--- a/lib/CodeGen/SelectionDAG/FastISel.cpp
+++ b/lib/CodeGen/SelectionDAG/FastISel.cpp
@@ -246,7 +246,7 @@ FastISel::SelectInstructions(BasicBlock::iterator Begin,
return I;
if (!TLI.isConvertLegal(SrcVT, DstVT))
// Illegal conversion. Halt "fast" selection and bail.
- return I:
+ return I;
// Otherwise, insert a register-to-register copy.
TargetRegisterClass* SrcClass = TLI.getRegClassFor(SrcVT);
@@ -396,4 +396,4 @@ unsigned FastISel::FastEmitInst_i(unsigned MachineInstOpcode,
BuildMI(MBB, II, ResultReg).addImm(Imm);
return ResultReg;
-} \ No newline at end of file
+}